OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] [trunk/] - Rev 94

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
94 Update irq test to check all interrupts, add sync reset test. All this to improve code coverage. rehayes 4596d 21h /xgate/trunk/
93 Initial revision, memory image for skipjack test. rehayes 4596d 21h /xgate/trunk/
92 Add sync reset to bypass register. rehayes 4596d 21h /xgate/trunk/
91 Update to use one ISR to handle all 127 interrupts. rehayes 4596d 21h /xgate/trunk/
90 Cosmetic omment changes. rehayes 4596d 21h /xgate/trunk/
89 Code cleanup. rehayes 4610d 20h /xgate/trunk/
88 Updated with complete code rehayes 4684d 05h /xgate/trunk/
87 First pass JTAG TAP, state machine working but needs work to complete reset of TAP. rehayes 4810d 19h /xgate/trunk/
86 Add JTAG test tasks rehayes 4810d 19h /xgate/trunk/
85 Corrections to instruction set details example code, added test bench debugger. rehayes 5085d 04h /xgate/trunk/
84 Added notes on SKIPJACK encrypt/decrypt applications, testbench debugger and user guide corrections. rehayes 5085d 05h /xgate/trunk/
83 Add subroutine quailifier. rehayes 5085d 05h /xgate/trunk/
82 Added debug module to assist in software debugging. rehayes 5085d 23h /xgate/trunk/
81 Initial checkin of the SKIPJACK encrypt/decrypt application program rehayes 5086d 00h /xgate/trunk/
80 Added IRQ bypass registers and Test bench appendix rehayes 5148d 00h /xgate/trunk/
79 Added IRQ bypass registers and Test bench appendix rehayes 5148d 00h /xgate/trunk/
78 Added IRQ bypass registers and Test bench appendix rehayes 5148d 00h /xgate/trunk/
77 Documentation update rehayes 5148d 00h /xgate/trunk/
76 Updated xgate_risc.v for xlink synthesis warnings. rehayes 5171d 01h /xgate/trunk/
75 Fixed xlink synthesis warnings noted by Nachiket Jugade, missing else statment for chid_sm_ns line 393, mising default on shifter lines 2382 rehayes 5171d 02h /xgate/trunk/
74 Code cleanup, eliminated index 0 of input and output interrupts. rehayes 5176d 03h /xgate/trunk/
73 Code cleanup, eliminated index 0 of input and output interrupts. rehayes 5176d 03h /xgate/trunk/
72 Code cleanup, eliminated index 0 of input and output interrupts. rehayes 5176d 03h /xgate/trunk/
71 Added irq bypass registers to rtl, testbench and doc. rehayes 5177d 05h /xgate/trunk/
70 Updated with interrupt bypass controll registers. rehayes 5177d 05h /xgate/trunk/
69 New test to verify irq interrupt priority encoder. rehayes 5177d 06h /xgate/trunk/
68 Added new test for interrupt priority and updated WISHBONE slave module with semaphore register. rehayes 5177d 06h /xgate/trunk/
67 Added irq bypass function and controll registers. Made lowest interrupt index highest priority. rehayes 5177d 06h /xgate/trunk/
66 Fix testbench and RISC core related to debug mode and wait states. rehayes 5197d 02h /xgate/trunk/
65 Parameterize delays based on number of RAM wait states. rehayes 5197d 02h /xgate/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.