OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] - Rev 184

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
184 initial inport. simont 7650d 03h /
183 This commit was manufactured by cvs2svn to create tag 'rel_19'. 7663d 15h /
182 This commit was manufactured by cvs2svn to create tag 'rel_12'. 7663d 15h /
181 Simulation reports added. simont 7663d 15h /
180 This commit was manufactured by cvs2svn to create tag 'rel_2'. 7663d 16h /
179 add /* synopsys xx_case */ to case statments. simont 7663d 16h /
178 x replaced with 0. simont 7663d 18h /
177 Fix bug in case of writing and reading from same address. simont 7674d 21h /
176 ram modules added. simont 7674d 23h /
175 initial inport. simont 7674d 23h /
174 ram modules added. simont 7674d 23h /
173 simualtion `ifdef added simont 7674d 23h /
172 BIST signals added. simont 7677d 22h /
171 fix bug in DA operation. simont 7685d 20h /
170 removing unused files. simont 7685d 20h /
169 remove unused files. simont 7685d 20h /
168 modify program list. simont 7685d 21h /
167 add readmem for ea. simont 7689d 02h /
166 Change test monitor from ports to external data memory. simont 7689d 19h /
165 remove dumpvars. simont 7690d 00h /
164 initial inport. simont 7690d 00h /
163 initial inport simont 7690d 00h /
162 initial inport. simont 7690d 01h /
161 fix file names. simont 7690d 01h /
160 initial inport. simont 7690d 01h /
159 initial inport. simont 7690d 01h /
158 fix bug. simont 7690d 01h /
157 change data output. simont 7690d 01h /
156 add FREQ paremeter. simont 7690d 01h /
155 add aditional tests. simont 7690d 01h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.