OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] - Rev 72

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
72 Minor code cleanup. sybreon 6073d 10h /
71 Old version deprecated. sybreon 6080d 13h /
70 Change interrupt to positive level triggered interrupts. sybreon 6081d 12h /
69 Removed unnecessary byte acrobatics with VMEM data. sybreon 6083d 09h /
68 Generate VMEM instead of HEX dumps of programme. sybreon 6083d 09h /
67 Minor simulation fixes. sybreon 6085d 07h /
66 Added fsl_tag_o to FSL bus (tag either address or data). sybreon 6087d 05h /
65 Fixed minor typo causing synthesis failure. sybreon 6088d 18h /
64 Fixed minor interrupt test typo. sybreon 6089d 03h /
63 Fixed interrupt signal synchronisation. sybreon 6089d 03h /
62 Fixed minor typo. sybreon 6089d 04h /
61 Changed interrupt handling system (reported by M. Ettus). sybreon 6089d 05h /
60 Added interrupt test routine. sybreon 6089d 05h /
59 Added posedge/negedge bus interface.
Modified interrupt test system.		 sybreon 6089d 05h /
58 Updated simulation to also check BRI 0x00 instruction. sybreon 6090d 04h /
57 Updated documentation to EDK32 version. sybreon 6092d 05h /
56 Parameterised optional components into aeMB_xecu.v sybreon 6093d 03h /
55 Upgraded license to LGPLv3.
Significant performance optimisations.		 sybreon 6093d 11h /
54 Added some compilation optimisations. sybreon 6094d 06h /
53 Added GET/PUT support through a FSL bus. sybreon 6094d 06h /
52 Added log output to iverilog.log sybreon 6094d 06h /
51 Fixed data WISHBONE arbitration problem (reported by J Lee). sybreon 6095d 09h /
50 Parameterised optional components. sybreon 6095d 13h /
49 Added random seed for simulation. sybreon 6098d 16h /
48 Fixed spurious interrupt latching during long bus cycles (spotted by J Lee). sybreon 6099d 22h /
47 Added -msoft-float and -mxl-soft-div compiler flags. sybreon 6099d 22h /
46 Minor code cleanup. sybreon 6100d 18h /
45 Minor code cleanup. sybreon 6100d 19h /
44 Added better (beta) interrupt support.
Changed MSR_IE to disabled at reset as per MB docs.		 sybreon 6101d 08h /
43 Added interrupt simulation.
Changed "human readable" simulation output.		 sybreon 6101d 08h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.