OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] - Rev 23

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
23 add lcd 2x16 alirezamonemi 3003d 00h /
22 Add simple NoC router with no VC alirezamonemi 3005d 22h /
21 fix lm32 Makefile alirezamonemi 3041d 19h /
20 some bug fixed alirezamonemi 3043d 23h /
19 X alirezamonemi 3045d 21h /
18 fixing some bugs alirezamonemi 3059d 21h /
17 Add lm32 processor alirezamonemi 3065d 19h /
16 ProNoC: new version with GUI alirezamonemi 3085d 04h /
15 fix some bug in routing alirezamonemi 3763d 22h /
14 add Sudo XY routing alirezamonemi 3771d 23h /
13 add intrrupt to NI. alirezamonemi 3781d 21h /
12 Add usermanual file alirezamonemi 3784d 22h /
11 fixed gpio.v to be compiled with older version of quartus alirezamonemi 3785d 02h /
10 add shared ram functions to system.h file alirezamonemi 3785d 19h /
9 update bus_addr_cmp.v file alirezamonemi 3787d 00h /
8 update define.v alirezamonemi 3788d 23h /
7 add timer,gpio,interrupt controller. alirezamonemi 3790d 17h /
6 remove sram.v alirezamonemi 3791d 22h /
5 added torus topology and minimal routing alirezamonemi 3815d 20h /
4 added torus topology and minimal routing alirezamonemi 3815d 20h /
3 added torus topology and minimal routing alirezamonemi 3815d 20h /
2 First Upload with Alireza alirezamonemi 3818d 20h /
1 The project and the structure was created root 3828d 21h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.