OpenCores
URL https://opencores.org/ocsvn/async_sdm_noc/async_sdm_noc/trunk

Subversion Repositories async_sdm_noc

[/] - Rev 27

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
27 eliminate timing loops in all router architectures wsong0210 4791d 23h /
26 wormhole router compile OK wsong0210 4792d 23h /
25 resolve conflict wsong0210 4793d 17h /
24 make a branch wsong0210 4793d 17h /
23 try commit wsong0210 4793d 17h /
22 roll back wsong0210 4793d 17h /
21 prepare trunk wsong0210 4793d 18h /
20 prepare trunk wsong0210 4793d 18h /
19 sdm router ready wsong0210 4793d 23h /
18 allocators_modify wsong0210 4794d 22h /
17 allocators wsong0210 4794d 22h /
16 input buffers wsong0210 4795d 00h /
15 update license wsong0210 4795d 18h /
14 output buffers wsong0210 4795d 22h /
13 router structure configuration wsong0210 4795d 22h /
12 crossbars wsong0210 4795d 23h /
11 arbiters wsong0210 4796d 00h /
10 script for async cell lib disable timing arc wsong0210 4798d 02h /
9 cell library setting up script wsong0210 4798d 16h /
8 update the async cell lib wsong0210 4798d 16h /
7 add the verilog Nangate simulation file wsong0210 4798d 17h /
6 the asynchronous cell library wsong0210 4798d 17h /
5 modify the file dir for multiple designs wsong0210 4798d 17h /
4 update license and cell lib wsong0210 4798d 23h /
3 directories wsong0210 4809d 15h /
2 initial author list wsong0210 4809d 15h /
1 The project and the structure was created root 4809d 22h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.