OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] - Rev 121

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
121 When detecting bus-free, signal bus_free_cnt_en was cleared to zero
although the last sampled bit was zero instead of one.
mohor 7575d 13h /
120 This commit was manufactured by cvs2svn to create tag 'rel_15'. 7584d 10h /
119 Artisan RAMs added. mohor 7584d 10h /
118 Artisan RAM fixed (when not using BIST). mohor 7584d 10h /
117 Tristate signal tx_o is separated to tx_o and tx_oen_o. Both signals need
to be joined together on higher level.
mohor 7584d 10h /
116 This commit was manufactured by cvs2svn to create tag 'rel_14'. 7590d 04h /
115 Artisan ram instances added. simons 7590d 04h /
114 This commit was manufactured by cvs2svn to create tag 'rel_13'. 7617d 05h /
113 This commit was manufactured by cvs2svn to create tag 'rel_12'. 7617d 05h /
112 Tx and rx length are limited to 8 bytes regardless to the DLC value. tadejm 7617d 05h /
111 Fixed according to the linter.
Case statement for data_out joined.
mohor 7619d 05h /
110 Fixed according to the linter. mohor 7619d 05h /
109 Fixed according to the linter. mohor 7619d 06h /
108 Fixed according to the linter. mohor 7619d 06h /
107 Fixed according to the linter. mohor 7619d 07h /
106 Unused signal removed. mohor 7625d 04h /
105 This commit was manufactured by cvs2svn to create tag 'rel_11'. 7625d 18h /
104 Synchronization fixed. In some strange cases it didn't work according to
the VHDL reference model.
tadejm 7625d 18h /
103 This commit was manufactured by cvs2svn to create tag 'complete_1'. 7628d 09h /
102 Little fixes (to fix warnings). mohor 7628d 09h /
101 This commit was manufactured by cvs2svn to create tag 'rel_10'. 7632d 10h /
100 Synchronization changed. mohor 7632d 10h /
99 PCI_BIST replaced with CAN_BIST. mohor 7632d 10h /
98 This commit was manufactured by cvs2svn to create tag 'rel_9'. 7637d 22h /
97 Overrun fifo implemented with FFs, because it is not possible to create such a memory. simons 7637d 22h /
96 This commit was manufactured by cvs2svn to create tag 'rel_8'. 7637d 23h /
95 Virtual silicon ram instances added. simons 7637d 23h /
94 This commit was manufactured by cvs2svn to create tag 'rel_7'. 7643d 10h /
93 synthesis full_case parallel_case fixed. mohor 7643d 10h /
92 clkout is clk/2 after the reset. mohor 7643d 18h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.