OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] - Rev 141

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
141 Core improved to pass all tests with the Bosch VHDL Reference system. igorm 7335d 01h /
140 I forgot to thange one signal name. igorm 7390d 00h /
139 Signal bus_off_on added. igorm 7390d 00h /
138 Header changed. Address latched to posedge. bus_off_on signal added. mohor 7429d 02h /
137 Header changed. mohor 7429d 03h /
136 Error counters changed. mohor 7429d 03h /
135 Header changed. mohor 7429d 03h /
134 Active high/low problem when Altera devices are used. Bug fixed by
Rojhalat Ibrahim.
mohor 7537d 00h /
133 This commit was manufactured by cvs2svn to create tag 'rel_19'. 7543d 11h /
132 This commit was manufactured by cvs2svn to create tag 'asyst_3'. 7543d 11h /
131 This commit was manufactured by cvs2svn to create tag 'asyst_2'. 7543d 11h /
130 mbist signals updated according to newest convention markom 7543d 11h /
129 Error counters changed. mohor 7559d 20h /
128 This commit was manufactured by cvs2svn to create tag 'rel_18'. 7559d 20h /
127 Fixing the core to be Bosch VHDL Reference compatible. mohor 7559d 20h /
126 Error counters fixed to be compatible with Bosch VHDL reference model.
Small synchronization changes.
mohor 7560d 16h /
125 Synchronization changed, error counters fixed. mohor 7564d 22h /
124 ALTERA_RAM supported. mohor 7585d 05h /
123 This commit was manufactured by cvs2svn to create tag 'rel_17'. 7592d 10h /
122 This commit was manufactured by cvs2svn to create tag 'rel_16'. 7592d 10h /
121 When detecting bus-free, signal bus_free_cnt_en was cleared to zero
although the last sampled bit was zero instead of one.
mohor 7592d 10h /
120 This commit was manufactured by cvs2svn to create tag 'rel_15'. 7601d 07h /
119 Artisan RAMs added. mohor 7601d 07h /
118 Artisan RAM fixed (when not using BIST). mohor 7601d 07h /
117 Tristate signal tx_o is separated to tx_o and tx_oen_o. Both signals need
to be joined together on higher level.
mohor 7601d 07h /
116 This commit was manufactured by cvs2svn to create tag 'rel_14'. 7607d 01h /
115 Artisan ram instances added. simons 7607d 01h /
114 This commit was manufactured by cvs2svn to create tag 'rel_13'. 7634d 02h /
113 This commit was manufactured by cvs2svn to create tag 'rel_12'. 7634d 02h /
112 Tx and rx length are limited to 8 bytes regardless to the DLC value. tadejm 7634d 02h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.