OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] - Rev 31

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
31 Wishbone interface added. mohor 7820d 21h /
30 CAN is working according to the specification. WB interface and more
registers (status, IRQ, ...) needs to be added.		 mohor 7821d 06h /
29 Overload fixed. Hard synchronization also enabled at the last bit of
interframe.		 mohor 7822d 03h /
28 Bosch license warning added. Error counters finished. Overload frames
still need to be fixed.		 mohor 7822d 20h /
27 This file is not used. mohor 7827d 05h /
26 Backup. mohor 7827d 05h /
25 *** empty log message *** mohor 7827d 07h /
24 backup. mohor 7831d 21h /
23 Fifo corrected to be synthesizable. mohor 7845d 04h /
22 Form error supported. When receiving messages, last bit of the end-of-frame
does not generate form error. Receiver goes to the idle mode one bit sooner.
(CAN specification ver 2.0, part B, page 57).		 mohor 7846d 08h /
21 Data is stored to fifo at the end of ack stage. mohor 7847d 00h /
20 CRC checking fixed (when bitstuff occurs at the end of a CRC sequence). mohor 7847d 01h /
19 RX state machine fixed to receive "remote request" frames correctly. No data bytes are written to fifo when such frames are received. mohor 7847d 07h /
18 When a frame with "remote request" is received, no data is stored to fifo, just the frame information (identifier, ...). Data length that is stored is the received data length and not the actual data length that is stored to fifo. mohor 7847d 09h /
17 Addresses corrected to decimal values (previously hex). mohor 7848d 05h /
16 rx_fifo is now working. mohor 7848d 10h /
15 Temporary version (backup). mohor 7852d 04h /
14 rx fifo added. Not 100 % verified, yet. mohor 7853d 00h /
13 Temporary files (backup). mohor 7853d 07h /
12 Temp version. mohor 7854d 09h /
11 Acceptance filter added. mohor 7854d 20h /
10 Backup version. mohor 7865d 18h /
9 Header changed, testbench improved to send a frame (crc still missing). mohor 7866d 22h /
8 Testbench define file added. Clock divider register added. mohor 7867d 06h /
7 Tripple sampling supported. mohor 7867d 21h /
6 Commented lines removed. mohor 7867d 22h /
5 Synchronization working. mohor 7868d 08h /
4 Dir keeper. mohor 7873d 05h /
3 This commit was manufactured by cvs2svn to create tag 'initial'. 7873d 05h /
2 Initial mohor 7873d 05h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.