OpenCores
URL https://opencores.org/ocsvn/cpu_lecture/cpu_lecture/trunk

Subversion Repositories cpu_lecture

[/] - Rev 21

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
21 fixed bug in Sign bit computation for SUB and CP instructions jsauermann 5241d 19h /
20 readability of 95xx instructions improved jsauermann 5273d 16h /
19 another bug in the decoding of two-cycle instructions fixed jsauermann 5273d 16h /
18 fixed a bug that caused double execution of some 95xx instructions jsauermann 5276d 18h /
17 fixed missing carry flag for ROR instruction jsauermann 5280d 17h /
16 fixed missing RD_M signal for IN instruction jsauermann 5289d 18h /
15 fixed SP auto inc/dec problem jsauermann 5289d 20h /
14 fixed wrong Q_RSEL for LDD instruction jsauermann 5291d 16h /
13 fixed fault in LDD/STD decoding jsauermann 5292d 16h /
12 fixed bug in decoding of I/O address for SP jsauermann 5293d 16h /
11 fixed fault is BSET/BCLR instruction jsauermann 5295d 17h /
10 wait decoder fault fixed jsauermann 5295d 22h /
9 renamed 'main' to 'hello' in build commands jsauermann 5296d 18h /
8 picture quality slightly improved jsauermann 5296d 23h /
7 support multiple port sizes in make_mem jsauermann 5297d 00h /
6 support multiple port sizes in make_mem jsauermann 5297d 00h /
5 support multiple port sizes in make_mem jsauermann 5297d 00h /
4 initial check-in jsauermann 5300d 21h /
3 initial check-in jsauermann 5301d 01h /
2 initial check-in jsauermann 5301d 18h /
1 The project and the structure was created root 5301d 20h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.