OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] - Rev 76

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
76 This commit was manufactured by cvs2svn to create tag 'rel_10'. 7547d 04h /
75 Simulation files. mohor 7547d 04h /
74 Removed. mohor 7547d 04h /
73 CRC logic changed. mohor 7547d 04h /
72 This commit was manufactured by cvs2svn to create tag 'rel_9'. 7549d 10h /
71 Mbist support added. simons 7549d 10h /
70 A pdf copy of existing doc document. simons 7556d 12h /
69 WBCNTL added, multiple CPU support described. simons 7577d 01h /
68 This commit was manufactured by cvs2svn to create tag 'rel_8'. 7582d 06h /
67 Lower two address lines must be always zero. simons 7582d 06h /
66 This commit was manufactured by cvs2svn to create tag 'rel_7'. 7583d 05h /
65 WB_CNTL register added, some syncronization fixes. simons 7583d 05h /
64 This commit was manufactured by cvs2svn to create tag 'rel_6'. 7603d 06h /
63 Three more chains added for cpu debug access. simons 7603d 06h /
62 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7631d 06h /
61 Lapsus fixed. simons 7631d 06h /
60 This commit was manufactured by cvs2svn to create tag 'rel_4'. 7631d 06h /
59 Reset value for riscsel register set to 1. simons 7631d 06h /
58 This commit was manufactured by cvs2svn to create tag 'rel_3'. 7631d 08h /
57 Multiple cpu support added. simons 7631d 08h /
56 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.		 mohor 7898d 04h /
55 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.		 mohor 7898d 04h /
54 This commit was manufactured by cvs2svn to create tag 'rel_2'. 7898d 06h /
53 Trst active high. Inverted on higher layer. mohor 7898d 06h /
52 Trst signal is not inverted here any more. Inverted on higher layer !!!. mohor 7898d 06h /
51 WISHBONE Scan Chain is changed to reflect state of the WISHBONE access (WBInProgress bit added). Internal counter is used (counts 256 wb_clk cycles) and when counter exceeds that value, wb_cyc_o is negated. mohor 7925d 17h /
50 Revision 1.5 of the document ready. WISHBONE Scan Chain changed. mohor 7925d 18h /
49 This commit was manufactured by cvs2svn to create tag 'sdram_test_working'. 8081d 05h /
48 This commit was manufactured by cvs2svn to create tag 'rel_1'. 8081d 05h /
47 mon_cntl_o signals that controls monitor mux added. mohor 8081d 05h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.