OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] - Rev 84

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
84 Removed files that are not needed any more. mohor 7493d 21h /
83 Small fix. mohor 7493d 21h /
82 New directory structure. New version of the debug interface. mohor 7493d 22h /
81 New directory structure. New version of the debug interface.
Files that are not needed removed.		 mohor 7493d 22h /
80 New version of the debug interface. Not finished, yet. mohor 7493d 22h /
79 This commit was manufactured by cvs2svn to create tag 'rev_11'. 7554d 19h /
78 This commit was manufactured by cvs2svn to create tag 'old_debug'. 7554d 19h /
77 MBIST chain connection fixed. mohor 7554d 19h /
76 This commit was manufactured by cvs2svn to create tag 'rel_10'. 7554d 20h /
75 Simulation files. mohor 7554d 20h /
74 Removed. mohor 7554d 20h /
73 CRC logic changed. mohor 7554d 21h /
72 This commit was manufactured by cvs2svn to create tag 'rel_9'. 7557d 03h /
71 Mbist support added. simons 7557d 03h /
70 A pdf copy of existing doc document. simons 7564d 05h /
69 WBCNTL added, multiple CPU support described. simons 7584d 18h /
68 This commit was manufactured by cvs2svn to create tag 'rel_8'. 7589d 23h /
67 Lower two address lines must be always zero. simons 7589d 23h /
66 This commit was manufactured by cvs2svn to create tag 'rel_7'. 7590d 22h /
65 WB_CNTL register added, some syncronization fixes. simons 7590d 22h /
64 This commit was manufactured by cvs2svn to create tag 'rel_6'. 7610d 23h /
63 Three more chains added for cpu debug access. simons 7610d 23h /
62 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7638d 23h /
61 Lapsus fixed. simons 7638d 23h /
60 This commit was manufactured by cvs2svn to create tag 'rel_4'. 7638d 23h /
59 Reset value for riscsel register set to 1. simons 7638d 23h /
58 This commit was manufactured by cvs2svn to create tag 'rel_3'. 7639d 01h /
57 Multiple cpu support added. simons 7639d 01h /
56 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.		 mohor 7905d 21h /
55 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.		 mohor 7905d 21h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.