OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] - Rev 88

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
88 temp3 version. mohor 7499d 11h /
87 tmp2 version. mohor 7500d 16h /
86 Tmp version. mohor 7513d 11h /
85 New directory structure. New debug interface. mohor 7513d 12h /
84 Removed files that are not needed any more. mohor 7513d 12h /
83 Small fix. mohor 7513d 12h /
82 New directory structure. New version of the debug interface. mohor 7513d 13h /
81 New directory structure. New version of the debug interface.
Files that are not needed removed.		 mohor 7513d 13h /
80 New version of the debug interface. Not finished, yet. mohor 7513d 13h /
79 This commit was manufactured by cvs2svn to create tag 'rev_11'. 7574d 10h /
78 This commit was manufactured by cvs2svn to create tag 'old_debug'. 7574d 10h /
77 MBIST chain connection fixed. mohor 7574d 10h /
76 This commit was manufactured by cvs2svn to create tag 'rel_10'. 7574d 11h /
75 Simulation files. mohor 7574d 11h /
74 Removed. mohor 7574d 11h /
73 CRC logic changed. mohor 7574d 12h /
72 This commit was manufactured by cvs2svn to create tag 'rel_9'. 7576d 18h /
71 Mbist support added. simons 7576d 18h /
70 A pdf copy of existing doc document. simons 7583d 20h /
69 WBCNTL added, multiple CPU support described. simons 7604d 09h /
68 This commit was manufactured by cvs2svn to create tag 'rel_8'. 7609d 14h /
67 Lower two address lines must be always zero. simons 7609d 14h /
66 This commit was manufactured by cvs2svn to create tag 'rel_7'. 7610d 13h /
65 WB_CNTL register added, some syncronization fixes. simons 7610d 13h /
64 This commit was manufactured by cvs2svn to create tag 'rel_6'. 7630d 14h /
63 Three more chains added for cpu debug access. simons 7630d 14h /
62 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7658d 14h /
61 Lapsus fixed. simons 7658d 14h /
60 This commit was manufactured by cvs2svn to create tag 'rel_4'. 7658d 14h /
59 Reset value for riscsel register set to 1. simons 7658d 14h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.