OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 331

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
331 Tests for delayed CRC and defer indication added. igorm 7126d 15h /
330 Warning fixes. igorm 7126d 15h /
329 Defer indication fixed. igorm 7126d 16h /
328 Delayed CRC fixed. igorm 7126d 17h /
327 Defer indication fixed. igorm 7126d 17h /
326 Delayed CRC fixed. igorm 7126d 17h /
325 Defer indication fixed. igorm 7126d 17h /
324 This commit was manufactured by cvs2svn to create tag 'rel_27'. 7423d 17h /
323 Accidently deleted line put back. igorm 7423d 17h /
322 This commit was manufactured by cvs2svn to create tag 'rel_26'. 7427d 13h /
321 - Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the
previous update of the core.
- TxBDAddress is set to 0 after the TX is enabled in the MODER register.
- RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER
register. (thanks to Mathias and Torbjorn)
- Multicast reception was fixed. Thanks to Ulrich Gries
igorm 7427d 13h /
320 TX_BD_NUM_Wr error fixed. Error was entered with the last check-in. igorm 7427d 16h /
319 Latest Ethernet IP core testbench. tadejm 7458d 12h /
318 Latest Ethernet IP core testbench. tadejm 7458d 12h /
317 Multicast detection fixed. Only the LSB of the first byte is checked. igorm 7467d 18h /
316 This commit was manufactured by cvs2svn to create tag 'rel_25'. 7570d 15h /
315 Updated testbench. Some more testcases, some repaired. tadejm 7570d 15h /
314 This commit was manufactured by cvs2svn to create tag 'asyst_3'. 7570d 15h /
313 This commit was manufactured by cvs2svn to create tag 'asyst_2'. 7570d 15h /
312 Corrected address mismatch for xilinx RAMB4_S8 model which has wider address than RAMB4_S16. tadejm 7570d 15h /
311 Update script for running different file list files for different RAM models. tadejm 7570d 15h /
310 More signals. tadejm 7570d 15h /
309 Update file list files for different RAM models with byte select accessing. tadejm 7570d 15h /
308 Moved RAM model file path from sim_file_list.lst to this file. tadejm 7570d 15h /
307 This commit was manufactured by cvs2svn to create tag 'rel_24'. 7571d 13h /
306 Lapsus fixed (!we -> ~we). simons 7571d 13h /
305 This commit was manufactured by cvs2svn to create tag 'rel_23'. 7593d 10h /
304 WISHBONE slave changed and tested from only 32-bit accesss to byte access. tadejm 7593d 10h /
303 This commit was manufactured by cvs2svn to create tag 'rel_22'. 7619d 20h /
302 mbist signals updated according to newest convention markom 7619d 20h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.