OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 367

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
367 Remove Wishbone B3 define. For classic wishbone, these ports can just be ignored olof 4612d 07h /
366 Readded eth_top.v with a deprecation warning olof 4736d 11h /
365 Whitespace cleanup olof 4737d 10h /
364 Renamed eth_top.v to ethmac.v to fit better into OpenCores structure olof 4738d 08h /
363 quartus project files unneback 4738d 16h /
362 added Makefiles to build project unneback 4738d 17h /
361 created branch unneback unneback 4738d 17h /
360 Added partial implementation of the debug register from ORPSoC olof 4739d 15h /
359 Verilator linting fixes olof 4741d 17h /
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 4743d 08h /
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 4743d 08h /
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 4743d 09h /
355 Import Julius Baxter's verilator hints from ORPSoC olof 4743d 10h /
354 Whitespace cleanup olof 4743d 11h /
353 Inherit fixes for bit width of constants from ORPSoC olof 4745d 12h /
352 Removed delayed assignments from rtl code olof 4749d 18h /
351 Turn defines into parameters in eth_cop olof 4758d 08h /
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 4758d 09h /
349 Make all parameters configurable from top level olof 4759d 09h /
348 Added option to dump VCD files olof 4760d 08h /
347 Added information about running with Icarus Verilog olof 4760d 09h /
346 Updated project location olof 4760d 11h /
345 Temporarily disable failing tests olof 4760d 12h /
344 bit 9 in phy control register is self clearing olof 4766d 14h /
343 Address miss should not be asserted on short frames olof 4770d 10h /
342 Added cast to avoid inequality when comparing different data types olof 4770d 11h /
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 4770d 11h /
340 Don't fail if log dir already exists olof 4771d 08h /
339 Added basic support for Icarus Verilog olof 4772d 08h /
338 root 5564d 13h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.