OpenCores
URL https://opencores.org/ocsvn/ha1588/ha1588/trunk

Subversion Repositories ha1588

[/] - Rev 68

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 Refined the vendor specific IP instanttiation. Now DCFIFO is instantiated as a vendor specific IP in PAR directory. ash_riple 4167d 00h /
67 Updated the WishBone IP top and Qsys IP top. ash_riple 4168d 17h /
66 Added IP instantiation support for: QSys, XPS and WishBone. ash_riple 4169d 17h /
65 Added WishBone compatible wrapper for register access. ash_riple 4173d 21h /
64 Added PTPv2 timing analyzer tool. ash_riple 4175d 18h /
63 Updated the simulation script under Linux. ash_riple 4178d 22h /
62 Removed environment variable settings in the simulation script under Windows. ash_riple 4178d 22h /
61 Made different scripts for top-level simulation to run under Linux. ash_riple 4178d 23h /
60 Made different scripts for top-level simulation to run under Linux. ash_riple 4178d 23h /
59 Made different scripts for top-level simulation to run under Windows. ash_riple 4178d 23h /
58 Added output rtc_time_one_pps for clock accuracy measurement. 1PPS output is leading edge aligned with the PTP time output on boundary of 1s. edn_walter 4451d 20h /
57 Added parameters of frame header constants for packet parsing. edn_walter 4451d 22h /
56 Added parameter of VLAN TPID for stacked VLAN parsing. edn_walter 4451d 22h /
55 Updated the SOPC Builder example with GMII/MII support. edn_walter 4452d 18h /
54 Added support for MII interface as well as GMII interface. Updated unit and top-level test cases. edn_walter 4452d 19h /
53 Corrected 2 bugs: SOPC addressing and Wrong Preamble+SFD format. edn_walter 4454d 17h /
52 1. Corrected GMII BFM preamble+sfd size error: 4B 5555555d changed to 8B 5555555555555555d5.
2. Corrected packet parser 4B counter accordingly.		 edn_walter 4454d 17h /
51 Making test case pass for SOPC simulation. edn_walter 4459d 03h /
50 Added missing simulation library. edn_walter 4459d 04h /
49 Added missing simulation library. edn_walter 4459d 13h /
48 1. Added testbench for SOPC Builder example. Need to fully implement the self-check test cases. Just ignore the reported failures, and check the waveform for correct addressing.
2. Added GENERATE BLOCK for top-level addr_in unit selection. In normal top-level instantiation without modify the default addr_is_in_word = 0 parameter, the default address unit is in byte (8bit); When instantiated in SOPC Builder, the address unit is default to word (32bit).		 edn_walter 4459d 17h /
47 Added test case of -16 negative period_adj value, to show the effect trying to set time backwards. Thanks to Frank Yang's question. edn_walter 4460d 03h /
46 Added operation details to the memory map doc. Memory map should be interpreted with help of ptp_drv_bfm.c. edn_walter 4462d 19h /
45 1. optimized area, by removing unused registers.
2. optimized timing, by removing latches.		 edn_walter 4463d 10h /
44 Updated TSU testbench. edn_walter 4463d 12h /
43 Added software configurable PTP message id mask for TSU parser. edn_walter 4464d 10h /
42 Updated RTC testbench. Shrunk 1s to 1us to simulate more cycles during a short time. edn_walter 4464d 16h /
41 Added pre-adder to the accumulator to cut down critical timing path. edn_walter 4464d 18h /
40 Release version 1.1 edn_walter 4464d 21h /
39 1. Added memory map and feature description.
2. Separated TX RX TSU register addresses.		 edn_walter 4464d 22h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.