URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] - Rev 33

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
33	Fixed a bug in the Command Register declaration.	rherveille	7824d 13h	/
32	Multi-master capabilities added to the core. Changed documentation accordingly. Updated some timing diagrams.	rherveille	7834d 12h	/
31	Core is now a Multimaster I2C controller.	rherveille	7838d 13h	/
30	Small code simplifications	rherveille	7838d 13h	/
29	Core is now a Multimaster I2C controller	rherveille	7838d 14h	/
28	* empty log message *	rherveille	7864d 07h	/
27	Cleaned up code	rherveille	7864d 07h	/
26	* empty log message *	rherveille	7867d 15h	/
25	Added timing tests to i2c_model. Updated testbench.	rherveille	7895d 11h	/
24	Fixed some reported minor start/stop generation timing issuess.	rherveille	7895d 11h	/
23	* empty log message *	rherveille	8022d 17h	/
22	Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment.	rherveille	8032d 22h	/
21	no message	rherveille	8118d 22h	/
20	Added Appendix A	rherveille	8118d 22h	/
19	Fixed some race conditions in the i2c-slave model. Added debug information. Added headers.	rherveille	8122d 19h	/
18	no message	rherveille	8149d 15h	/
17	C-include file. Initial release	rherveille	8237d 19h	/
16	Changed PRER reset value from 0x0000 to 0xffff, conform specs.	rherveille	8249d 18h	/
15	Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version. Code updated, is now up-to-date to doc. rev.0.4. Added headers.	rherveille	8254d 17h	/
14	Fixed wb_ack_o generation bug. Fixed bug in the byte_controller statemachine. Added headers.	rherveille	8254d 17h	/
13	Fixed some synthesis warnings.	rherveille	8265d 21h	/
12	no message	rherveille	8271d 13h	/
11	Changed RST_LVL define to parameter.	rherveille	8274d 20h	/
10	Created new directory structure. Added Verilog version.	rherveille	8296d 17h	/
9	Created directory structure (documentation, vhdl, verilog)	rherveille	8366d 12h	/
8	Created directory structure (documentation, vhdl, verilog)	rherveille	8366d 12h	/
7	added some remarks, fixed some sensitivity lists	rherveille	8435d 15h	/
6	fixed typo txt -> txr	rherveille	8439d 19h	/
5	fixed an incomplete sensitivity list on assign_dato process	rherveille	8446d 17h	/
4	WISHBONE I2C Master Core: initial release	rherveille	8498d 20h	/

Browse

Tools

Subversion Repositories i2c

[/] - Rev 33

Filtering Options