URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] - Rev 57

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
57	updated precompiled demo: single 32-bit BROM instead of 4x8-bit	ja_rd	4913d 01h	/
56	synthesis mpu template updated: BRAM is now one 32-bit-wide block instead of 4 8-bitters (it is read only) python script updated accordingly	ja_rd	4913d 01h	/
55	First version of cache: stub, 1-word cache (forgot to commit new mpu template file)	ja_rd	4913d 01h	/
54	Doc updated Cache section (2.7) is still missing	ja_rd	4913d 04h	/
53	SW simulator: Major change in logging code. Changes are logged now with the address of the instruction that caused them. These changes make the HW simulation TB's life easier.	ja_rd	4913d 04h	/
52	Sim scripts adapted to recent changes	ja_rd	4913d 05h	/
51	Adapted simulation and synth templates for cache module	ja_rd	4913d 05h	/
50	New code sample: memtest Tests external RAM	ja_rd	4913d 05h	/
49	'hello' demo: updated to use new cache module No longer uses temporary hacks or custom linker script	ja_rd	4913d 05h	/
48	Temporary fix to memory decoding constants	ja_rd	4913d 05h	/
47	Pre-generated simulation test benches updated	ja_rd	4913d 05h	/
46	First version of cache: stub, 1-word cache Stub cache tested on simulation and HW, just a stub Adapted CPU stall logic to 1st version of cache Adapted all other modules for compatibility with cache	ja_rd	4913d 05h	/
45	Fixed some typos in the main doc	ja_rd	4915d 00h	/
44	slite: cleaned up memory allocation/deallocation code	ja_rd	4915d 09h	/
43	added comments to dummy 'cache' stub	ja_rd	4915d 12h	/
42	Added cache stub module, plus related test bench	ja_rd	4917d 07h	/
41	Updated main project doc	ja_rd	4917d 07h	/
40	pre-generated 'hello' demo updated	ja_rd	4917d 07h	/
39	Updated main project doc	ja_rd	4917d 08h	/
38	Minor changes in header comments	ja_rd	4917d 08h	/
37	functions added to package for standard address decoding	ja_rd	4917d 08h	/
36	pre-generated simulation test bench TB1 updated for compatibility to other changes	ja_rd	4917d 08h	/
35	CPU mem_wait logic updated to work with cache	ja_rd	4917d 08h	/
34	default data address moved to 0x80000000 makefiles and readme files updated accordingly	ja_rd	4917d 08h	/
33	bin2hdl now can initialize 16-bit wide memories	ja_rd	4917d 08h	/
32	slite: catch 1-instruction endless loops now can run unattended; will stop at the end of main()	ja_rd	4917d 09h	/
31	Major refactor in slite: supports memory map with more than 1 block indentation made homogeneous unused code removed	ja_rd	4917d 09h	/
30	Completed decoding of instructions (to prevent side effects of invalid opcodes)	ja_rd	4919d 05h	/
29	opcode test updated: supports CP0 cause register and traps in delay slots tests that traps abort next instruction in all cases	ja_rd	4919d 06h	/
28	Core updated: supports CP0 cause register and traps in delay slots traps abort next instruction in all cases (incl. jumps/L/S)	ja_rd	4919d 06h	/

Browse

Tools

Subversion Repositories ion

[/] - Rev 57

Filtering Options