OpenCores
URL https://opencores.org/ocsvn/m1_core/m1_core/trunk

Subversion Repositories m1_core

[/] - Rev 41

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
41 New scripts fafa1971 5708d 14h /
40 This code is not needed anymore fafa1971 5708d 14h /
39 Moved boot code and functional verification tests into subdirs fafa1971 5708d 14h /
38 Deleted obsolete files. fafa1971 5708d 14h /
37 New scripts for a new Mistral world fafa1971 5708d 14h /
36 Added new behavioral stuff for Wishbone peripherals fafa1971 5708d 14h /
35 New testbench with Wishbone peripherals fafa1971 5708d 14h /
34 Added all the new files for Wishbone peripherals fafa1971 5708d 14h /
33 Added files from Mistral's new world fafa1971 5708d 14h /
32 Moved files from m1_cpu to m1_core dir fafa1971 5708d 14h /
31 New world for Mistral fafa1971 5708d 14h /
30 First version with functional verification results. fafa1971 5785d 13h /
29 Using code.txt from hello.c fafa1971 5793d 08h /
28 Changed NOR operator from (a~|b) to ~(a|b) fafa1971 5793d 13h /
27 Corrected problems with synthesis and removed system control registers fafa1971 5799d 12h /
26 Changed blocking / non-blocking assignments for MUL and DIV requests fafa1971 5799d 13h /
25 For now the top-level for synthesis is just m1_cpu fafa1971 5799d 13h /
24 Corrected include dirs fafa1971 5799d 13h /
23 New script using the correct command file for synthesis with Xilinx ISE WebPack fafa1971 5799d 13h /
22 Added script file for synthesis with Xilinx ISE WebPack fafa1971 5799d 13h /
21 First revision (you should substitute '~' char with real path). fafa1971 5806d 06h /
20 Used only lower bits also for SRAV instruction. fafa1971 5824d 18h /
19 Added changes suggested by Paolo Piscopo & Simone Lunardo to fix the bugs they found. fafa1971 5834d 14h /
18 Limited range of SHAMT (shift amount) to be only 5 bits ([4:0]) fafa1971 5834d 14h /
17 Added functional verification tests written by Simone Lunardo & Paolo Piscopo. fafa1971 5834d 14h /
16 Corrected some bugs found by Simone Lunardo and Paolo Piscopo. fafa1971 5878d 13h /
15 Added default case for ALU. fafa1971 5878d 14h /
14 Added "lain.ux"-style check for existance of M1_ROOT environment variable before proceeding. fafa1971 5943d 18h /
13 Final version of synthesis script at 250 MHz. fafa1971 5955d 12h /
12 New synthesis script. fafa1971 5955d 13h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.