OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] - Rev 134

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
134 Add full ASIC support (low-power modes, DFT, ...).
Improved serial debug interface reliability.		 olivier.girard 4457d 12h /
133 Add support for new CPU version. olivier.girard 4457d 12h /
132 Update FPGA examples with the POP.B bug fix olivier.girard 4470d 12h /
131 Update ChangeLog olivier.girard 4478d 10h /
130 Fixed POP.B bug (see Bugtracker http://opencores.org/bug,assign,2137 ) olivier.girard 4478d 11h /
129 Update ChangeLog olivier.girard 4554d 11h /
128 Fixed CALL x(SR) bug (see Bugtracker http://opencores.org/bug,view,2111 ) olivier.girard 4554d 11h /
127 update changelog... olivier.girard 4590d 11h /
126 Remove freewrap642 directory.
Tools users now have to install TCL/TK instead.		 olivier.girard 4590d 11h /
125 update changelog... olivier.girard 4604d 14h /
124 Improved gdbproxy robustness.
Create a workaround to prevent GDB from freezing when single-stepping on a LPMx or a "JMP $-0" instruction.		 olivier.girard 4605d 01h /
123 update changelog... olivier.girard 4626d 12h /
122 Add coverage report generation (NCVERILOG only)
Add support for the ISIM Xilinx simulator.		 olivier.girard 4626d 12h /
121 Add a new FPGA example for the LX9 Microboard from Avnet.
Many thanks to Ricardo Ribalda Delgado for his contribution on this one :-)		 olivier.girard 4698d 12h /
120 update tools changelog... olivier.girard 4729d 19h /
119 Slight improvement of the gdbproxy to improve the support of the EMBSYSREGVIEW Eclipse plugin. olivier.girard 4729d 20h /
118 Changelog update (move to modified BSD license). olivier.girard 4730d 13h /
117 To facilitate commercial adoption of the openMSP430, the core has moved to a modified BSD license. olivier.girard 4730d 13h /
116 Update documentation to reflect the latest core updates. olivier.girard 4746d 13h /
115 Add linker script example. olivier.girard 4755d 13h /
114 Improved the VerifyCPU_ID procedure. olivier.girard 4758d 12h /
113 Created ChangeLog files... olivier.girard 4759d 12h /
112 Modified comment. olivier.girard 4763d 12h /
111 Re-organized the "openMSP430_defines.v" file.
Re-defined the CPU_ID register of the debug interface (in particular to support custom user versioning).
Added RTL configuration possibility to expand the peripheral address space from 512B (0x0000 to 0x0200) to up to 32kB (0x0000 to 0x8000).
As a consequence the per_addr bus width goes from 8 to 14 bits and the peripherals address decoders have been updated accordingly.		 olivier.girard 4764d 12h /
110 Rework of the GUI for the software development tools.
Added possibility to give custom information through the omsp_alias.xml file.		 olivier.girard 4765d 12h /
109 Update Xilinx FPGA example with the latest openMSP430 core RTL version. olivier.girard 4818d 21h /
108 Add serial debug interface tasks to the Actel fpga simulation environment. olivier.girard 4820d 10h /
107 Update Actel and Alter FPGA examples with the latest openMSP430 core RTL version. olivier.girard 4820d 10h /
106 Separated the Timer A defines from the openMSP430 ones.
Added the "dbg_en" port in order to allow a separate reset of the debug interface.
Added the "core_en" port (when cleared, the CPU will stop execution, the dbg_freeze signal will be set and the aclk & smclk will be stopped).
Renamed "per_wen" to "per_we" to prevent confusion with active low signals.
Removed to missing unused flops when the DBG_EN is not defined (thanks to Mihai contribution).		 olivier.girard 4820d 10h /
105 Removed dummy memory read access for the MOV/PUSH/CALL/RETI instructions.
These were not problematic but this is simply cleaner that way.		 olivier.girard 4835d 11h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.