OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 412

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
412 ORPSoC update - Rearranged Xilinx ML501, simulations working again. julius 4951d 02h /
411 Improved ethmac testbench and software.

Renamed some OR1200 library functions to be more generic.

Fixed bug with versatile_mem_ctrl for Actel board.

Added ability to simulate gatelevel modules alongside RTL modules
in board build.
julius 4951d 14h /
410 ORPSoC: Adding README in root explaining how to build documentation, and
documentation fixup so it builds properly again.
julius 4952d 14h /
409 ORPSoC: Renamed eth core to ethmac (correct name), added drivers for it.
Updated ethernet MAC's instantiation in ORDB1A3PE1500 board build.
Updated documentation.
julius 4952d 14h /
408 ORPSoC update - adding support for ORSoC development board, many changes, documentation update, too. julius 4953d 02h /
407 Update or1ksim version in toolchain script to rc2 julius 4953d 05h /
406 ORPmon indented files, bus, align and instruction errors vectors printf and reboot julius 4953d 06h /
405 ORPmon updates - ethernet driver updates julius 4953d 10h /
404 New scripts to build separate bare metal and Linux tool chains. Fixes to GDB so it builds with the Linux tool chain and uses RELA. Other minor fixes to the GCC tool chain. jeremybennett 4953d 10h /
403 ORPSoC big upgrade - intermediate check in. Lots still missing. To come very shortly. julius 4954d 08h /
402 Further updates to the compiler jeremybennett 4954d 13h /
401 Fixing find first one (ff1) and find last one (fl1) support in OR1200.

Updated documentation, adding missing l.ff1 and l.fl1 opcodes to supported
instructions table.
julius 4954d 13h /
400 Updates to the linker, GCC, newlib and GDB in preparation for supporting C++. The key changes are that the linker now uses RELA and that GCC may save registers at the bottom of the stack before the frame is allocated or after it is deallocated, so exception handlers/thread primitives should not use the first 130 bytes after the SP. jeremybennett 4954d 13h /
399 Updates to the linker, GCC, newlib and GDB in preparation for supporting C++. The key changes are that the linker now uses RELA and that GCC may save registers at the bottom of the stack before the frame is allocated or after it is deallocated, so exception handlers/thread primitives should not use the first 130 bytes after the SP. jeremybennett 4954d 15h /
398 ORPSoCv2 removing generic backend path - not needed julius 4955d 15h /
397 ORPSoCv2:

doc/ path added, with Texinfo documentation. Still a work in progress.

VPI files updated.

OR1200 l.maci instruction test added. highlighting bug with immediate field for that instruction.

Various cycle accurate model updates. Now uses orpsoc-defines.v (processed C-compat. version) to build.
julius 4956d 13h /
396 ORPSoCv2 final software fixes...for now. See updated README julius 4959d 12h /
395 ORPSoCv2 moving ethernet tests to correct place julius 4959d 13h /
394 ORPSoCv2 removing unused directories julius 4959d 13h /
393 ORPSoCv2 software rearrangement in progress. Basic tests should now run again. julius 4959d 13h /
392 ORPSoCv2 software path reorganisation stage 1. julius 4960d 05h /
391 Removing modules no longer needed in ORPSoCv2 julius 4961d 05h /
390 Updated toolchain build scripts to use FTP server on OpenCores.org. julius 4961d 05h /
389 SD-Card boot added (sdboot) to the commands in the load file. DOS-filesystem added to support Fat12-16. Driver for SD-card added, SD and SDHC supported
Currently hardcoded to boot from vmlinux.bin
tac2 4971d 13h /
388 Tagging the 0.5.0rc2 candidate release of Or1ksim jeremybennett 4984d 12h /
387 Fixed testing, to always use our DEJAGNU config. jeremybennett 4984d 12h /
386 Updated for release 0.5.0rc2 jeremybennett 4984d 13h /
385 Updates for Or1ksim 0.5.0rc2.

* configure: Regenerated.
* configure.ac: Minor tidy ups. Version changed to 0.5.0rc2.
* debug/rsp-server.c (rsp_query): Simplified handling of
"qTStatus" to indicate we just do not support tracing.
* doc/or1ksim.texi <Configuring the Build>: No longer mandatory to
specify the target.
<Memory Configuration>: Warns about issues with memory controller.
<Memory Controller Configuration>: Warns about issues with memory
controller and advises not to use it.
<Standalone Simulator>: Details for options with arguments updated.
* NEWS: Updated for 0.5.0rc2.
* peripheral/mc.c (mc_poc): Use constant MC_POC_VALID
(mc_index): Ensure value is valid.
* peripheral/mc-defines.h <MC_CE_VALID>: Defined.

* testsuite/test-code-or1k/configure: Regenerated.
* testsuite/test-code-or1k/configure.ac: Handle the case where
target_cpu is not set. Version changed to 0.5.0rc2.
* testsuite/test-code-or1k/support/spr-defs.h <SPR_VR_RES>:
Definition corrected.
jeremybennett 4984d 13h /
384 Tagging the 1.0rc2 candidate release of GCC 4.5.1 jeremybennett 4985d 13h /
383 Adding makeinfo as a required tool to crossbuild-1.0.sh script julius 4985d 16h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.