OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 448

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
448 Changed or32 to openrisc as Linux architecture name. jeremybennett 4940d 04h /
447 Updates to register order. jeremybennett 4940d 21h /
446 gdb-7.2 gdbserver updates. julius 4941d 16h /
445 gdbserver update to use kernel port ptrace register definitions. julius 4942d 13h /
444 Changes to ABI handling of varargs. jeremybennett 4942d 21h /
443 Work in progress on more efficient Ethernet. jeremybennett 4943d 01h /
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 4943d 15h /
441 Changes for gdbserver. jeremybennett 4943d 22h /
440 Updated documentation to describe new Ethernet usage. jeremybennett 4944d 17h /
439 ORPSoC update

Ethernet MAC synthesis issues with Actel Synplify D-2009.12A
Ethernet MAC FIFO synthesis issues with Xilinx XST

Multiply/divide tests for to run on target.

Added third interface to ram_wb module, changed reference design RAM to ram_wb
wrapper. Updated verilog and system C monitor modules accordingly.

Added ability to use ram_wb as internal memory on ML501 design.

Fixed ethernet MAC tests for ML501.		 julius 4946d 21h /
438 Fix to newlib header and library locations. jeremybennett 4949d 22h /
437 Or1ksim - ethernet peripheral update, working much better. julius 4952d 11h /
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 4953d 12h /
435 ORPSoC updates
OR1200 multiply/MAC/division unit update with serial multiply and
divide options. Full divide not synthesizable yet.
New software tests of multiply and divide functionality.		 julius 4953d 12h /
434 Work in progress with new Ethernet TUN/TAP interface. jeremybennett 4956d 18h /
433 New single program interrupt test programs. jeremybennett 4957d 20h /
432 Updates to handle interrupts correctly. jeremybennett 4957d 21h /
431 Updated and move OR1200 supplementary manual.

or_debug_proxy GDB RSP interface fix.

ORPSoC S/W and makefile updates.		 julius 4959d 20h /
430 or1ksim - clarifying interrupt behavior in code and documentation. julius 4960d 18h /
429 or1ksim update - remove debug printfs from eth MDIO emulation function
and fix illegal instruction vector jump for invalid instructions.		 julius 4960d 21h /
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 4963d 17h /
427 Fixes for C++ to correspond to fixes in uClibc. jeremybennett 4965d 01h /
426 ORPSoC update

Reverted back to previous OR1200 instruction cache.
(...which...)
Fixed or1200-except test failure on generic model.

ML501 build not passing or1200-except test. Tried disabling
burst on the bus (memory server doesn't support it yet) to
no avail. To be continued...		 julius 4966d 12h /
425 ORPSoC update:

GDB servers in VPI and System C model updated to deal with
packets gdb-7.2 sends.

Documentation updated.

Reference design tests can now be run in or1ksim (added rule
to sim/bin/Makefile). or1200-except doesn't appear to work
as illegal instruction error isn't causing jump to vector.

Updated Or1200 tests to report test success value and then
exit with value 0.		 julius 4966d 13h /
424 C++ library, needed for C++ compiler. jeremybennett 4966d 23h /
423 Minor typo fixed. jeremybennett 4967d 02h /
422 Separates out --force actions, so only build dirs corresponding to targets being built are blown away. jeremybennett 4967d 02h /
421 Fixing some typos in bld-all.sh's --help printout and changed all
"cd .." lines to "cd -".		 julius 4970d 00h /
420 New feature to trace instructions (option --trace). Manual updated to match. jeremybennett 4971d 22h /
419 ORPmon: Fixed interrupt routines in reset.S so they are compatible with new
GCC port (skip over redzone).
Added some defines to easily switch what is done when an error vector
is executed.
Added ability to print out EPCR when crashing.
Changed linker script back to one which doesn't skip over holes in SPI
flash memories.		 julius 4972d 01h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.