OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 467

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
467 ORPmon - bug fixes and clean up. julius 4965d 11h /
466 ORPSoC updates:
Add new test to determine processor's capabilities.
Fix up typo in example in spiflash app README		 julius 4965d 17h /
465 ORPSoC SPI flash load Makefile and README updates. julius 4966d 07h /
464 More ORPmon updates. julius 4966d 08h /
463 ORPmon update julius 4966d 10h /
462 ORPSoC SystemC wrapper updates, monitor output more similar to or1ksim.

RAM models updated.		 julius 4966d 15h /
461 Updated to be much stricter about usage. jeremybennett 4968d 11h /
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 4968d 12h /
459 Add option to bld-all.sh to explicitly set control load of make, and fix typos. julius 4968d 18h /
458 or1ksim testsuite updates julius 4969d 16h /
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4978d 07h /
456 ORPSoCv2 or1200 - SPRs module format and comment update. Or1200 monitor Verilog now displays report and exit l.nops to stdout by default. julius 4978d 08h /
455 Updated to support threads. Does require thread debugging enabled in uClibc. jeremybennett 4982d 10h /
454 Updated to incorporate pthreads for Linux tool chain. jeremybennett 4984d 12h /
453 Updates to support constructor/destructor initialization for uClibc. jeremybennett 4984d 23h /
452 Update to define __UCLIBC__ when using the uClibc tool chain. jeremybennett 4985d 07h /
451 More tidying up. jeremybennett 4989d 03h /
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 4989d 07h /
449 ORPSoC - or1200_monitor.v additions enabling new experimental execution checks.

Replace use of "clean-all" with "distclean" as make rule to clean things.		 julius 4991d 03h /
448 Changed or32 to openrisc as Linux architecture name. jeremybennett 4991d 13h /
447 Updates to register order. jeremybennett 4992d 07h /
446 gdb-7.2 gdbserver updates. julius 4993d 02h /
445 gdbserver update to use kernel port ptrace register definitions. julius 4993d 22h /
444 Changes to ABI handling of varargs. jeremybennett 4994d 07h /
443 Work in progress on more efficient Ethernet. jeremybennett 4994d 11h /
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 4995d 01h /
441 Changes for gdbserver. jeremybennett 4995d 08h /
440 Updated documentation to describe new Ethernet usage. jeremybennett 4996d 03h /
439 ORPSoC update

Ethernet MAC synthesis issues with Actel Synplify D-2009.12A
Ethernet MAC FIFO synthesis issues with Xilinx XST

Multiply/divide tests for to run on target.

Added third interface to ram_wb module, changed reference design RAM to ram_wb
wrapper. Updated verilog and system C monitor modules accordingly.

Added ability to use ram_wb as internal memory on ML501 design.

Fixed ethernet MAC tests for ML501.		 julius 4998d 07h /
438 Fix to newlib header and library locations. jeremybennett 5001d 07h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.