OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1182

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1182 This commit was manufactured by cvs2svn to create tag 'VER_5_3'. 7603d 15h /
1181 Initial import of unmodified gdb-5.3 source on vendor branch sfurman 7603d 15h /
1180 This commit was manufactured by cvs2svn to create tag 'rel_10'. 7607d 01h /
1179 BIST interface added for Artisan memory instances. simons 7607d 01h /
1178 avoid another immu exception that should not happen phoenix 7636d 12h /
1177 more informative output phoenix 7637d 19h /
1176 Added comments. damonb 7638d 10h /
1175 Added three missing wire declarations. No functional changes. lampret 7638d 13h /
1174 fix for immu exceptions that never should have happened phoenix 7639d 14h /
1173 Added QMEM. lampret 7640d 22h /
1172 Added embedded memory QMEM. lampret 7640d 22h /
1171 Added embedded memory QMEM. lampret 7640d 23h /
1170 Added support for l.addc instruction. csanchez 7647d 18h /
1169 Added support for l.addc instruction. csanchez 7647d 19h /
1168 Added explicit alignment expressions. csanchez 7653d 05h /
1167 Corrected offset of TSS field within task_struct. csanchez 7653d 05h /
1166 Fixed problem with relocations of non-allocated sections. csanchez 7653d 05h /
1165 timeout bug fixed; contribution by Carlos markom 7669d 22h /
1164 This commit was manufactured by cvs2svn to create branch 'branch_speed_opt'. 7673d 11h /
1163 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7673d 11h /
1162 This commit was manufactured by cvs2svn to create tag 'rel_9'. 7673d 11h /
1161 When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed. lampret 7673d 11h /
1160 added missing .rodata.* section into rom linker script phoenix 7704d 11h /
1159 No functional changes. Added defines to disable implementation of multiplier/MAC lampret 7716d 14h /
1158 Added simple uart test case. lampret 7717d 15h /
1157 Added syscall test case. lampret 7717d 16h /
1156 Tick timer test case added. lampret 7718d 12h /
1155 No functional change. Only added customization for exception vectors. lampret 7719d 16h /
1154 When using tty channel, put the serial port into raw mode (no echo, no
CR/LF conversion, no other line discipline/buffering).
sfurman 7727d 07h /
1153 When multiple interrupts were pending, e.g. TX buffer empty and RX
available, reading the UART's IIR register could potentially clear a
TX interrupt before it had been sent to the processor, thus dropping
the interrupt permanently.

Fix tested w/ both eCos and uclinux.
sfurman 7727d 18h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.