OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1221

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1221 This commit was manufactured by cvs2svn to create tag 'rel_19'. 7492d 13h /
1220 Exception prefix configuration changed. simons 7492d 13h /
1219 Qmem mbist signals fixed. simons 7492d 13h /
1218 segfault when there is no memory context fix phoenix 7497d 01h /
1217 This commit was manufactured by cvs2svn to create tag 'rel_18'. 7499d 11h /
1216 Support for ram with byte selects added. simons 7499d 11h /
1215 This commit was manufactured by cvs2svn to create tag 'rel_17'. 7500d 15h /
1214 Mbist nameing changed, Artisan ram instance signal names fixed, some synthesis waning fixed. simons 7500d 15h /
1213 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7505d 03h /
1212 This commit was manufactured by cvs2svn to create tag 'rel_16'. 7505d 03h /
1211 New wb_biu for iwb interface. lampret 7505d 03h /
1210 No functional change. lampret 7505d 03h /
1209 Fixed instantiation name. lampret 7505d 03h /
1208 Added useless signal genpc_stop_refetch. lampret 7505d 03h /
1207 Static exception prefix. lampret 7505d 03h /
1206 Static exception prefix. lampret 7505d 03h /
1205 fix for gdb_debug config phoenix 7511d 12h /
1204 added additional field into executed log wich besides EA also prints PA (physical address) phoenix 7528d 23h /
1203 value stored in ITLB and DTLB match registers was wrong. fixed. phoenix 7528d 23h /
1202 at exception print insn number to ease debugging phoenix 7528d 23h /
1201 This commit was manufactured by cvs2svn to create tag 'rel_15'. 7553d 19h /
1200 mbist signals updated according to newest convention markom 7553d 19h /
1199 Daniel Wiklund: Removed multiple entries of debug/Makefile in configure danwi 7557d 20h /
1198 make it compile on RH 8,9 phoenix 7583d 10h /
1197 disabled ram-init of ps2 (old) +
changed MAC type into DOS type, so that Xilinx ISE can work with it
dries 7588d 15h /
1196 removed second debug/Makefile (credits: Daniel Wiklund - danwi@isy.liu.se) dries 7588d 17h /
1195 made the project file a little bit more universal dries 7588d 18h /
1194 correct all the syntax errors dries 7588d 18h /
1193 disabled SRAM_GENERIC and added comment +
corrected 'wb_err' into 'wb_err_o'
dries 7588d 18h /
1192 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address
dries 7588d 20h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.