OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 292

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
292 Added TT and PIC SPRs to the status (info command) lampret 8288d 07h /
291 Second import simons 8288d 16h /
290 *** empty log message *** simons 8288d 16h /
289 *** empty log message *** simons 8288d 16h /
288 *** empty log message *** simons 8288d 16h /
287 These are generated simons 8288d 21h /
286 These are generated. simons 8288d 21h /
285 Host configuration bug fixed. simons 8288d 21h /
284 updated configure scripts and joined GETSTARTED into INSTALL file markom 8288d 22h /
283 First import. simons 8289d 10h /
282 First import. simons 8289d 11h /
281 First import. simons 8289d 12h /
280 Some mp3 examples. simons 8289d 13h /
279 *** empty log message *** simons 8289d 13h /
278 *** empty log message *** simons 8289d 14h /
277 *** empty log message *** simons 8289d 14h /
276 Moved to different folder. simons 8289d 14h /
275 This are temporary files. simons 8289d 14h /
274 *** empty log message *** simons 8289d 14h /
273 This are temporary files. simons 8289d 14h /
272 Moved to separate folder. simons 8289d 15h /
271 Added missing endif lampret 8289d 18h /
270 some speedups, when debug module is disabled markom 8290d 01h /
269 added labels; corrected false if clause, preventing to fill iqueue markom 8290d 01h /
268 First import. lampret 8290d 13h /
267 First import. lampret 8290d 13h /
266 First import. lampret 8290d 13h /
265 Modified virtual silicon instantiations. lampret 8292d 14h /
264 updated cpu config section; added sim config section markom 8292d 19h /
263 configure for cpu; modified command line options markom 8292d 19h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.