OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 643

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
643 Quick bug fix. ivang 8198d 23h /
642 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8198d 23h /
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8198d 23h /
640 Merge profiler and mprofiler with sim. ivang 8199d 00h /
639 MMU cache inhibit bit test added. simons 8201d 15h /
638 TLBTR CI bit is now working properly. simons 8201d 15h /
637 Updated file names. lampret 8201d 16h /
636 Fixed combinational loops. lampret 8201d 16h /
635 Fixed Makefile bug. ivang 8201d 18h /
634 configure.in : fixed to build start/Makefile
start.S : l.jalr r9 -> l.jr r9

Added missing files.		 ivang 8202d 19h /
633 Bug fix in command line parser. ivang 8202d 20h /
632 profiler and mprofiler merged into sim. ivang 8203d 15h /
631 Real cache access is simulated now. simons 8204d 14h /
630 some bug fixes in store buffer analysis markom 8204d 23h /
629 typo fixed markom 8205d 02h /
628 This commit was manufactured by cvs2svn to create tag 'pre-GNU-merge'. 8205d 03h /
627 or32 restored markom 8205d 03h /
626 store buffer added markom 8205d 03h /
625 Bus error bug fixed. Cache routines added. simons 8205d 19h /
624 Added logging of writes/read to/from SPR registers. ivang 8205d 20h /
623 update based on recent changes; arithmetic instructions does not modify carry yet markom 8205d 22h /
622 Cache test works on hardware. simons 8206d 01h /
621 Cache test works on hardware. simons 8206d 02h /
620 use ARITH_SET_FLAG to turn off set flag by arith. instructions markom 8206d 02h /
619 all test pass, after newest changes markom 8206d 02h /
618 Fixed display of new 'void' nop insns. lampret 8206d 11h /
617 Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways. lampret 8206d 11h /
616 flags test added markom 8208d 21h /
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8208d 21h /
614 Changed to support new debug if. simons 8209d 04h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.