OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 71

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
71 Clean two typos. lampret 8638d 14h /
70 Basic setjmp/longjmp are ready. lampret 8638d 14h /
69 Sim debug. lampret 8640d 12h /
68 Added hook for l.sys 204. Changed SPR of flag (no more CCR) lampret 8640d 12h /
67 Added simulator "application load". lampret 8640d 12h /
66 Added another set of eval_ functions that should be used directly by simulator.
evalsim_ and setsim_ don't go through MMU transaltion mechanism.		 lampret 8640d 12h /
65 Added DMMU stats. lampret 8640d 12h /
64 SPR bit definition moved to spr_defs.h. lampret 8640d 12h /
63 Fixed a bug in getsprbits/setsprbits functions (now mask can have arbitry
alignment of bits).		 lampret 8640d 12h /
62 OR1K DMMU model. lampret 8640d 12h /
61 2000-09-26 Joel Sherrill <joel@OARcorp.com>

* libc/sys/rtems/include/pthread.h: Added file missed by earlier
commit of RTEMS modifications.		 joel 8655d 07h /
60 Memory model changed. lampret 8675d 15h /
59 2000-09-05 Joel Sherrill <joel@OARcorp.com>

* Merged newlib-1.8.2-rtems-20000905.diff which includes
or16 and or32 configuration support.		 joel 8676d 03h /
58 This commit was manufactured by cvs2svn to create tag 'newlib-1-8-2'. 8682d 01h /
57 This commit was generated by cvs2svn to compensate for changes in r56, which
included commits to RCS files with non-trunk default branches.		 joel 8682d 01h /
56 2000-08-30 Joel Sherrill <joel@OARcorp.com>

* Base import of unmodified newlib 1.8.2.		 joel 8682d 01h /
55 Added 'dv' command for dumping memory as verilog model. lampret 8691d 12h /
54 Regular maintenance. lampret 8691d 12h /
53 Added setjmp/longjmp. lampret 8696d 12h /
52 Comment character changed. lampret 8752d 08h /
51 Exception detection changed a bit. lampret 8752d 08h /
50 Added CURINSN macro. lampret 8752d 08h /
49 Changed simulation mode to non-virtual (real). lampret 8752d 08h /
48 Added CCR. lampret 8752d 08h /
47 Added interrupt recognition and better memory dump. lampret 8752d 08h /
46 Added srand(). lampret 8752d 08h /
45 Added NONE. lampret 8752d 08h /
44 %s bug fixed. lampret 8757d 14h /
43 SUPV bit from SR is now saved into EPCR bit 0. lampret 8762d 17h /
42 Bug fix. Only symbols with names shorter than 9 characters are loaded. lampret 8762d 17h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.