OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 973

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
973 generated cuc top scheduler builds without syntax errors; not tested yet markom 8016d 09h /
972 Interrupt suorces fixed. simons 8016d 09h /
971 Now even keyboard test passes. simons 8016d 12h /
970 Testbench is now running on ORP architecture platform. simons 8017d 01h /
969 Checking in except directory. lampret 8017d 16h /
968 Checking in utils directory. lampret 8017d 16h /
967 Checking in mul directory. lampret 8017d 16h /
966 Checking in cbasic directory. lampret 8017d 16h /
965 Checking in basic directory. lampret 8017d 16h /
964 Checking in support directory. lampret 8017d 16h /
963 This commit was manufactured by cvs2svn to create tag 'rel_2'. 8017d 16h /
962 Fixed Xilinx trace buffer address. REported by Taylor Su. lampret 8017d 16h /
961 uart16550 RTL files renamed/added/removed. lampret 8017d 16h /
960 Directory cleanup. lampret 8017d 17h /
959 Fixed size of generic flash/sram to exactly 2MB lampret 8018d 16h /
958 Disabled ITLB translation when 1) doing access to ITLB SPRs or 2) crossing page. This modification was tested only with parts of IMMU test - remaining test cases needs to be run. lampret 8018d 16h /
957 Flash at 0x04000000 RAM at 0x00000000. Only MMU test works. simons 8019d 02h /
956 Changed to work with or32-uclinux tool chain. Everything works except keyboard test. simons 8019d 06h /
955 typos and grammar fixed markom 8020d 07h /
954 some debugging code cleanup markom 8020d 11h /
953 burst detection for bytes & halfwords added markom 8020d 11h /
952 Added or1200_monitor top. lampret 8020d 17h /
951 Updated file names lampret 8020d 17h /
950 Removed nop.log. Added general.log and lookup.log. In the middle of moving test cases. lampret 8020d 17h /
949 Added more WISHBONE protocol checks. Removed nop.log. Added general.log and lookup.log. lampret 8020d 17h /
948 Fixed reference name lampret 8020d 17h /
947 rty_i are unused - tied to zero. lampret 8020d 17h /
946 Added SRAM_GENERIC lampret 8020d 17h /
945 Changed logic when FLASH_GENERIC_REGISTERED lampret 8020d 17h /
944 Added OR1200_WB_RETRY. Moved WB registered outsputs / samples inputs into lower section. lampret 8020d 17h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.