URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] - Rev 129

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
129	This commit was manufactured by cvs2svn to create tag 'rel_12'.		7485d 06h	/
128	Some warning cleanup.	simons	7485d 06h	/
127	This commit was manufactured by cvs2svn to create tag 'rel_11'.		7492d 23h	/
126	ifdef - endif statements put in separate lines for flint compatibility.	simons	7492d 23h	/
125	This commit was manufactured by cvs2svn to create tag 'rel_10'.		7531d 06h	/
124	Added missing signals to 2 sensitivity lists. Everything works the same as before.	tadejm	7531d 06h	/
123	This commit was manufactured by cvs2svn to create tag 'rel_9'.		7538d 06h	/
122	mbist signals updated according to newest convention	markom	7538d 06h	/
121	This commit was manufactured by cvs2svn to create tag 'rel_WB_B3'.		7594d 19h	/
120	This commit was manufactured by cvs2svn to create tag 'rel_8'.		7594d 19h	/
119	Added support for WB B3. Some testcases were updated.	tadejm	7594d 19h	/
118	Some minor changes due to changes in core.	tadejm	7594d 19h	/
117	WB Master is now WISHBONE B3 compatible.	tadejm	7594d 19h	/
116	Corrected bug when writing to FIFO (now it is registered).	tadejm	7594d 19h	/
115	Added signals for WB Master B3.	tadejm	7594d 19h	/
114	This commit was manufactured by cvs2svn to create tag 'rel_7'.		7601d 22h	/
113	ifdefs moved to thier own lines, this confuses some of the tools.	simons	7601d 22h	/
112	This commit was manufactured by cvs2svn to create tag 'rel_6'.		7602d 02h	/
111	synchronizer_flop replaced with pci_synchronizer_flop, artisan ram instance updated.	simons	7602d 02h	/
110	Module that converts slave WISHBONE B3 accesses to WISHBONE B2 accesses with CAB.	mihad	7604d 02h	/
109	There was missing path to hdl.var file.	tadejm	7607d 23h	/
108	Added 'three_left_out' to pci_pciw_fifo signaling three locations before full. Added comparison between current registered cbe and next unregistered cbe to signal wb_master whether it is allowed to performe burst or not. Due to this, I needed 'three_left_out' so that writing to pci_pciw_fifo can be registered, otherwise timing problems would occure.	tadejm	7607d 23h	/
107	Added status when checking disconnect with or without data. Before it was only retry, now there is stop and retry.	tadejm	7607d 23h	/
106	Added limited WISHBONE B3 support for WISHBONE Slave Unit. Doesn't support full speed bursts yet.	mihad	7612d 21h	/
105	Wrong pci_bridge32.v file included in the project!	mihad	7618d 05h	/
104	Found and simulated the problem in the synchronization logic. Repaired the synchronization logic in the FIFOs.	mihad	7618d 07h	/
103	Added test application and modified files to support it.	mihad	7665d 04h	/
102	Cleanup!	mihad	7665d 05h	/
101	Added simulation files.	mihad	7665d 05h	/
100	Cleanup!	mihad	7665d 05h	/

Browse

Tools

Subversion Repositories pci

[/] - Rev 129

Filtering Options