OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] - Rev 49

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 7982d 20h /
48 Extracted distributed RAM module from wb/pci_tpram.v to its own file mihad 7982d 20h /
47 Known issues repaired mihad 7983d 02h /
46 Include statement was enclosed in synosys translate off/on directive - repaired mihad 7987d 20h /
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 7989d 02h /
44 Added for testing of Configuration Cycles Type 1 mihad 7989d 03h /
43 Removed - Interrupt acknowledge cycle now accepted by pci_behaviorial_device mihad 7989d 03h /
42 Removed out of date files mihad 8001d 03h /
41 This commit was manufactured by cvs2svn to create tag 'rel_00'. 8079d 18h /
40 From these Wrod files PDF were created - added future improvements tadej 8079d 18h /
39 File not needed tadej 8079d 19h /
38 This file is not needed tadej 8079d 21h /
37 These files are not needed any more tadej 8079d 21h /
36 *** empty log message *** tadej 8079d 22h /
35 Files updated with missing includes, resolved some race conditions in test bench mihad 8134d 06h /
34 Added missing include statements mihad 8149d 04h /
33 Added some testcases, removed un-needed fifo signals mihad 8150d 01h /
32 Added include statement that was missing and causing errors mihad 8157d 22h /
31 User defined constants used for Test Application tadej 8160d 17h /
30 Example of PCI testbench log file mihad 8161d 01h /
29 Xilinx synthesys log file tadej 8161d 04h /
28 pci/doc/pci_databook.pdf tadej 8161d 23h /
27 Modified testbench and fixed some bugs mihad 8163d 20h /
26 Modified testbench and fixed some bugs mihad 8163d 21h /
25 *** empty log message *** mihad 8181d 19h /
24 *** empty log message *** mihad 8181d 19h /
23 *** empty log message *** mihad 8181d 21h /
22 Added short description for simulation running mihad 8181d 21h /
21 Repaired a few bugs, updated specification, added test bench files and design document mihad 8181d 22h /
20 *** empty log message *** mihad 8181d 22h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.