OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] - Rev 54

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
54 Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim mihad 7982d 04h /
53 Updated for synthesis purposes. Gate level simulation was failing in some configurations mihad 7982d 08h /
52 Oops, never before noticed that OC header is missing mihad 7982d 12h /
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7982d 12h /
50 Got rid of undef directives mihad 7985d 04h /
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 7985d 04h /
48 Extracted distributed RAM module from wb/pci_tpram.v to its own file mihad 7985d 04h /
47 Known issues repaired mihad 7985d 10h /
46 Include statement was enclosed in synosys translate off/on directive - repaired mihad 7990d 05h /
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 7991d 10h /
44 Added for testing of Configuration Cycles Type 1 mihad 7991d 11h /
43 Removed - Interrupt acknowledge cycle now accepted by pci_behaviorial_device mihad 7991d 11h /
42 Removed out of date files mihad 8003d 11h /
41 This commit was manufactured by cvs2svn to create tag 'rel_00'. 8082d 02h /
40 From these Wrod files PDF were created - added future improvements tadej 8082d 02h /
39 File not needed tadej 8082d 03h /
38 This file is not needed tadej 8082d 05h /
37 These files are not needed any more tadej 8082d 06h /
36 *** empty log message *** tadej 8082d 06h /
35 Files updated with missing includes, resolved some race conditions in test bench mihad 8136d 14h /
34 Added missing include statements mihad 8151d 12h /
33 Added some testcases, removed un-needed fifo signals mihad 8152d 09h /
32 Added include statement that was missing and causing errors mihad 8160d 06h /
31 User defined constants used for Test Application tadej 8163d 01h /
30 Example of PCI testbench log file mihad 8163d 09h /
29 Xilinx synthesys log file tadej 8163d 12h /
28 pci/doc/pci_databook.pdf tadej 8164d 07h /
27 Modified testbench and fixed some bugs mihad 8166d 04h /
26 Modified testbench and fixed some bugs mihad 8166d 05h /
25 *** empty log message *** mihad 8184d 03h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.