OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] - Rev 57

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 7934d 21h /
56 Number of state bits define was removed mihad 7935d 12h /
55 Changed state machine encoding to true one-hot mihad 7935d 12h /
54 Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim mihad 7968d 14h /
53 Updated for synthesis purposes. Gate level simulation was failing in some configurations mihad 7968d 17h /
52 Oops, never before noticed that OC header is missing mihad 7968d 21h /
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7968d 22h /
50 Got rid of undef directives mihad 7971d 14h /
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 7971d 14h /
48 Extracted distributed RAM module from wb/pci_tpram.v to its own file mihad 7971d 14h /
47 Known issues repaired mihad 7971d 20h /
46 Include statement was enclosed in synosys translate off/on directive - repaired mihad 7976d 14h /
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 7977d 20h /
44 Added for testing of Configuration Cycles Type 1 mihad 7977d 20h /
43 Removed - Interrupt acknowledge cycle now accepted by pci_behaviorial_device mihad 7977d 20h /
42 Removed out of date files mihad 7989d 21h /
41 This commit was manufactured by cvs2svn to create tag 'rel_00'. 8068d 11h /
40 From these Wrod files PDF were created - added future improvements tadej 8068d 11h /
39 File not needed tadej 8068d 12h /
38 This file is not needed tadej 8068d 15h /
37 These files are not needed any more tadej 8068d 15h /
36 *** empty log message *** tadej 8068d 16h /
35 Files updated with missing includes, resolved some race conditions in test bench mihad 8122d 23h /
34 Added missing include statements mihad 8137d 21h /
33 Added some testcases, removed un-needed fifo signals mihad 8138d 19h /
32 Added include statement that was missing and causing errors mihad 8146d 15h /
31 User defined constants used for Test Application tadej 8149d 10h /
30 Example of PCI testbench log file mihad 8149d 19h /
29 Xilinx synthesys log file tadej 8149d 21h /
28 pci/doc/pci_databook.pdf tadej 8150d 16h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.