URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] - Rev 76

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
76	TRDY output delay was 10 instead of 11. Repaired.	mihad	7838d 12h	/
75	Include statement moved out of off/on pragma as reported by Uwe.	mihad	7841d 13h	/
74	This commit was manufactured by cvs2svn to create tag 'rel_3'.		7841d 14h	/
73	Bug fixes, testcases added.	mihad	7841d 14h	/
72	* empty log message *	mihad	7888d 17h	/
71	Changed the code a bit to make it more readable. Functionality not changed in any way. More robust synchronization in fifos is still pending.	mihad	7896d 09h	/
70	This commit was manufactured by cvs2svn to create tag 'rel_2'.		7933d 17h	/
69	Changed BIST signal names etc..	mihad	7933d 17h	/
68	Changed wrong signal name scanb_sen into scanb_en.	tadejm	7937d 02h	/
67	Changed BIST signals for RAMs.	tadejm	7937d 07h	/
66	Changed empty status generation in pciw_fifo_control.v	mihad	7940d 17h	/
65	Cleaned up non-blocking assignments in combinatinal logic statements	mihad	7943d 16h	/
64	The testcase I just added in previous revision repaired	mihad	7943d 18h	/
63	Added additional testcase and changed rst name in BIST to trst	mihad	7943d 20h	/
62	Added BIST signals for RAMs.	mihad	7946d 12h	/
61	This commit was manufactured by cvs2svn to create tag 'rel_1'.		7954d 12h	/
60	Added support for Virtual Silicon two port RAM. Didn't run regression on it yet!	mihad	7954d 12h	/
59	Added meta flop module for easier meta stable FF identification during synthesis	mihad	7954d 14h	/
58	Removed all logic from asynchronous reset network	mihad	7959d 14h	/
57	Added completion expiration test for WB Slave unit. Changed expiration signalling	mihad	7959d 20h	/
56	Number of state bits define was removed	mihad	7960d 11h	/
55	Changed state machine encoding to true one-hot	mihad	7960d 11h	/
54	Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim	mihad	7993d 13h	/
53	Updated for synthesis purposes. Gate level simulation was failing in some configurations	mihad	7993d 16h	/
52	Oops, never before noticed that OC header is missing	mihad	7993d 20h	/
51	Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions.	mihad	7993d 21h	/
50	Got rid of undef directives	mihad	7996d 13h	/
49	Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives	mihad	7996d 13h	/
48	Extracted distributed RAM module from wb/pci_tpram.v to its own file	mihad	7996d 13h	/
47	Known issues repaired	mihad	7996d 19h	/

Browse

Tools

Subversion Repositories pci

[/] - Rev 76

Filtering Options