OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] - Rev 85

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
85 Changed Vendor ID defines. mihad 7784d 06h /
84 Changed vendor ID. mihad 7788d 01h /
83 Cleaned up the code. No functional changes. mihad 7812d 23h /
82 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7826d 20h /
81 Updated synchronization in top level fifo modules. mihad 7826d 20h /
80 This commit was manufactured by cvs2svn to create tag 'rel_4'. 7830d 01h /
79 Updated. mihad 7830d 01h /
78 Old files with wrong names removed. mihad 7830d 01h /
77 Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed. mihad 7830d 01h /
76 TRDY output delay was 10 instead of 11. Repaired. mihad 7833d 01h /
75 Include statement moved out of off/on pragma as reported by Uwe. mihad 7836d 01h /
74 This commit was manufactured by cvs2svn to create tag 'rel_3'. 7836d 02h /
73 Bug fixes, testcases added. mihad 7836d 02h /
72 *** empty log message *** mihad 7883d 05h /
71 Changed the code a bit to make it more readable.
Functionality not changed in any way.
More robust synchronization in fifos is still pending.
mihad 7890d 21h /
70 This commit was manufactured by cvs2svn to create tag 'rel_2'. 7928d 05h /
69 Changed BIST signal names etc.. mihad 7928d 05h /
68 Changed wrong signal name scanb_sen into scanb_en. tadejm 7931d 14h /
67 Changed BIST signals for RAMs. tadejm 7931d 19h /
66 Changed empty status generation in pciw_fifo_control.v mihad 7935d 05h /
65 Cleaned up non-blocking assignments in combinatinal logic statements mihad 7938d 04h /
64 The testcase I just added in previous revision repaired mihad 7938d 06h /
63 Added additional testcase and changed rst name in BIST to trst mihad 7938d 08h /
62 Added BIST signals for RAMs. mihad 7941d 00h /
61 This commit was manufactured by cvs2svn to create tag 'rel_1'. 7949d 00h /
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 7949d 00h /
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 7949d 02h /
58 Removed all logic from asynchronous reset network mihad 7954d 02h /
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 7954d 08h /
56 Number of state bits define was removed mihad 7954d 23h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.