URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] - Rev 90

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
90	WebPack 5.2 project file for PCI CRT application was contributed by Uwe Bonnes (bon@elektron.ikp.physik.tu-darmstadt.de)	tadejm	7735d 21h	/
89	Burst 2 error fixed.	mihad	7771d 21h	/
88	Added the reset value parameter to the synchronizer flop module. Added resets to all synchronizer flop instances. Repaired initial sync value in fifos.	mihad	7777d 20h	/
87	Updated acording to RTL changes.	mihad	7789d 18h	/
86	Entered the option to disable no response counter in wb master.	mihad	7789d 18h	/
85	Changed Vendor ID defines.	mihad	7789d 22h	/
84	Changed vendor ID.	mihad	7793d 16h	/
83	Cleaned up the code. No functional changes.	mihad	7818d 15h	/
82	This commit was manufactured by cvs2svn to create tag 'rel_5'.		7832d 11h	/
81	Updated synchronization in top level fifo modules.	mihad	7832d 11h	/
80	This commit was manufactured by cvs2svn to create tag 'rel_4'.		7835d 16h	/
79	Updated.	mihad	7835d 16h	/
78	Old files with wrong names removed.	mihad	7835d 16h	/
77	Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed.	mihad	7835d 16h	/
76	TRDY output delay was 10 instead of 11. Repaired.	mihad	7838d 16h	/
75	Include statement moved out of off/on pragma as reported by Uwe.	mihad	7841d 17h	/
74	This commit was manufactured by cvs2svn to create tag 'rel_3'.		7841d 17h	/
73	Bug fixes, testcases added.	mihad	7841d 17h	/
72	* empty log message *	mihad	7888d 21h	/
71	Changed the code a bit to make it more readable. Functionality not changed in any way. More robust synchronization in fifos is still pending.	mihad	7896d 13h	/
70	This commit was manufactured by cvs2svn to create tag 'rel_2'.		7933d 20h	/
69	Changed BIST signal names etc..	mihad	7933d 20h	/
68	Changed wrong signal name scanb_sen into scanb_en.	tadejm	7937d 06h	/
67	Changed BIST signals for RAMs.	tadejm	7937d 10h	/
66	Changed empty status generation in pciw_fifo_control.v	mihad	7940d 21h	/
65	Cleaned up non-blocking assignments in combinatinal logic statements	mihad	7943d 19h	/
64	The testcase I just added in previous revision repaired	mihad	7943d 21h	/
63	Added additional testcase and changed rst name in BIST to trst	mihad	7943d 23h	/
62	Added BIST signals for RAMs.	mihad	7946d 16h	/
61	This commit was manufactured by cvs2svn to create tag 'rel_1'.		7954d 16h	/

Browse

Tools

Subversion Repositories pci

[/] - Rev 90

Filtering Options