OpenCores
URL https://opencores.org/ocsvn/potato/potato/trunk

Subversion Repositories potato

[/] - Rev 53

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
53 Upgrade processor core to conform to the supervisor spec v1.7 skordal 3288d 15h /
52 Correct .data section of sw-jal test skordal 3288d 15h /
51 Add scall/ecall, sbreak/ebreak and timer interrupt tests skordal 3288d 15h /
50 Update test environment to the new supervisor ISA skordal 3300d 15h /
49 Correct spelling of "privileged" skordal 3310d 14h /
48 Create branch for upgrading to the new privileged ISA skordal 3310d 14h /
47 Tag version 0.1 of the Potato Processor skordal 3310d 22h /
46 Remove branch: cache-playground skordal 3313d 16h /
45 Merge branch cache-playground (r23-r30 and r34-r44) into trunk

This primarily adds the following features the the processor:
- A direct-mapped instruction cache with configurable cache line width and
number of cache lines.
- Various bug fixes for bugs that appeared when the processor could run
instructions at full speed but had to stall for data.
- A "Hello World" test application.
skordal 3313d 16h /
44 Add instruction cache and use the WB adapter as dmem interface skordal 3313d 17h /
43 Improve instruction fetch logic skordal 3313d 17h /
42 Move check for stall from irq_asserted to exception_taken in EX stage skordal 3313d 17h /
41 Make continouous status register reads asynchronous skordal 3313d 17h /
40 Reduce example design clock frequency to 50 MHz

- Also includes a minor change to make the address decoder/interconnect work
better with burst transfers.
skordal 3313d 17h /
39 Disable IRQs when handling exceptions skordal 3313d 17h /
38 Add "Hello World" test application skordal 3313d 18h /
37 Add macro to set the TOHOST register from C code skordal 3313d 18h /
36 Ensure correct read of CSR after stall skordal 3313d 18h /
35 Prevent jumping/branching when stalling skordal 3313d 18h /
34 Prevent flushing the pipeline if it is stalling skordal 3313d 18h /
33 Ensure correct read of CSR after stall skordal 3313d 18h /
32 Prevent jumping/branching when stalling skordal 3316d 15h /
31 Prevent flushing the pipeline if it is stalling skordal 3316d 16h /
30 Add testcase for a combination of instructions that fail when using cache skordal 3318d 21h /
29 Add reset functionality for the WB arbiter state machine skordal 3321d 16h /
28 Add rudimentary User's manual skordal 3327d 15h /
27 Prevent exceptions from being taken while stalling skordal 3327d 17h /
26 Prevent exceptions from being taken while stalling

Jumping to an exception handler while stalling and waiting for a load/store
instruction to finish can cause undefined results from the load/store
instruction. This actually fixes the issue mentioned in revision r20.
skordal 3327d 20h /
25 Add placeholder cache modules and a wishbone arbiter skordal 3330d 01h /
24 Remove unused STRINGIFY macros skordal 3330d 14h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.