OpenCores
URL https://opencores.org/ocsvn/rise/rise/trunk

Subversion Repositories rise

[/] - Rev 122

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
122 Removed UART again again trinklhar 6376d 17h /
121 Added address constants for uart access (memory mapped I/O) trinklhar 6376d 17h /
120 Added UART module to memory entity trinklhar 6376d 18h /
119 Uart wieder ausgebaut trinklhar 6377d 13h /
118 insert Uart address constant trinklhar 6377d 13h /
117 Uart im mem_stage trinklhar 6377d 13h /
116 writes to uart when write to reg 0 trinklhar 6378d 19h /
115 *** empty log message *** trinklhar 6379d 09h /
114 Uart 0.3 trinklhar 6380d 13h /
113 Uart reset funkt trinklhar 6380d 14h /
112 Uart drin aber signale nicht eingebunden trinklhar 6380d 16h /
111 - Fixed bug where certain opcodes did not check for availability of
registers.		 cwalter 6383d 07h /
110 - Added missing file to CVS. cwalter 6383d 14h /
109 - Assembler code for ST produced wrong instruction format. cwalter 6384d 05h /
108 no message cwalter 6384d 06h /
107 - Added new example for memory testing. cwalter 6384d 06h /
106 - ALUOP1_LD_MEM_BIT must be checked within ALUOP1_WB_REG_BIT. cwalter 6384d 06h /
105 - OPCODE_ST_DISP must not set ALUOP1_WB_REG_BIT. cwalter 6384d 06h /
104 - Added missing signal dmem_data_in. cwalter 6384d 07h /
103 - Added simulation for memory to behavioral.
- Added empty mif file for memory.		 cwalter 6384d 07h /
102 changed data pitch ustadler 6386d 11h /
101 - Signals for memory block where not always set. This resulted in a latch. cwalter 6386d 12h /
100 - Signal clear_in was missing in sensitivity list. cwalter 6386d 12h /
99 - Fixed problem with barrel shifter input signals where a latch has been
synthesized.		 cwalter 6386d 12h /
98 - Applied indenting tool. cwalter 6386d 12h /
97 Fixed bug: only set branch and clear signals if branch is actually executed. jlechner 6386d 13h /
96 - SR register is now computed in ALU stage. cwalter 6386d 13h /
95 - Write back now only updates SR in case of a LOAD. cwalter 6386d 13h /
94 Added signal from ex stage to register lock unit for clearing all register locks
when a branch is executed.		 jlechner 6386d 14h /
93 Changed behavior on branch. Current PC is immeadiately taken from ex stage alu result. jlechner 6386d 14h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.