OpenCores
URL https://opencores.org/ocsvn/s1_core/s1_core/trunk

Subversion Repositories s1_core

[/] - Rev 68

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 Merged with the DC setup file fafa1971 6137d 11h /
67 Now uses XG/Tcl syntax fafa1971 6139d 11h /
66 Modified to use XG syntax fafa1971 6139d 11h /
65 Version with undisclosed library names fafa1971 6139d 11h /
64 Initial version
B
C
C
Initial versioNCVS: ----------------------------------------------------------------------		 fafa1971 6139d 11h /
63 *** empty log message *** fafa1971 6139d 11h /
62 Documentation files updated to reflect the 3 different flavors of S1 Core fafa1971 6185d 09h /
61 Updated to latest version fafa1971 6185d 09h /
60 Now supports also Virtex5 devices fafa1971 6185d 09h /
59 Now it is just one line fafa1971 6185d 09h /
58 These were only symbolic links to remember where such these things were defined fafa1971 6185d 09h /
57 Latest version fafa1971 6185d 09h /
56 Updated from OpenSPARC T1 version 1.4 to version 1.5 fafa1971 6185d 09h /
55 Nobody remembers why these blackboxed files were required! fafa1971 6185d 09h /
54 Updated filelists fafa1971 6185d 09h /
53 Removed from CVS tree because header file preprocessing is done elsewhere fafa1971 6185d 10h /
52 Updated SPARC Core files from OpenSPARC T1 version 1.4 to version 1.5 fafa1971 6185d 10h /
51 User Chris "gaterocket" corrected a couple of errors for FPGA boards: blocking assignments and two uninitialized variables. fafa1971 6271d 10h /
50 Changed library paths for XST from macrocell to behav. fafa1971 6287d 17h /
49 Now supports 3 versions: S1 Core ME/SE/EE. fafa1971 6294d 18h /
48 Updated with new OpenSPARC 1.4 list fafa1971 6336d 08h /
47 Updated with `define preprocessing for Xilinx XST synthesis fafa1971 6336d 08h /
46 Fresh version from OpenSPARC 1.4 and Icarus define preprocessing fafa1971 6336d 08h /
45 I'm going to remove original OpenSPARC 1.4 files so that I can insert again
the ones with Icarus Verilog preprocessor already applied by update_sparccore
(it seems that Xilinx's XST does NOT support defines at compile time)		 fafa1971 6336d 08h /
44 Embedded `defines into Verilog source since did not find command line option for XST fafa1971 6337d 07h /
43 Added welcome message as a remainder to set paths for tools!=IVerilog fafa1971 6337d 07h /
42 Added support for filelist for Xilinx ISE XST synthesis fafa1971 6337d 07h /
41 Added copy of empty modules upon original SPARC copies fafa1971 6337d 07h /
40 First version of synthesis script for Xilinx ISE XST fafa1971 6337d 07h /
39 Empty modules for cacheless Simply RISC S1 Core fafa1971 6337d 07h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.