OpenCores
URL https://opencores.org/ocsvn/sdhc-sc-core/sdhc-sc-core/trunk

Subversion Repositories sdhc-sc-core

[/] - Rev 151

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
151 Verification:
+ redesign: not functional yet		 rkastl 4928d 13h /
150 Testbed:
+ Simulation made possible
+ Write works
- Sometimes the alignment in the block is not right		 rkastl 4928d 13h /
149 SdBFM:
+ mailbox mode		 rkastl 4928d 13h /
148 SdVerification:
+ CardModel: Execution thread which starts initialization and
then receives token and parses them.

TbdSd:
+ Added SdWbSdSynchronization.		 rkastl 4928d 13h /
147 Sd-Core:
+ Added checking of Busy signal after write		 rkastl 4928d 13h /
146 SdClockMaster:
+ fixed output of data at negedge of sclk in high speed mode		 rkastl 4928d 13h /
145 Verification:
+ SdCardModel and SdBFM seperated		 rkastl 4928d 13h /
144 Simulation files for tbTbdSd created.

tbTbdSd is not done and TestWbMaster seems to be lost.		 rkastl 4928d 13h /
143 Ignore pattern:
+ work
+ modelsim.ini
+ vsim.wlf
+ transcript
+ cycloneii and altera_mf generated library folders		 rkastl 4928d 13h /
142 Thesis: PDF added to .gitignore rkastl 4928d 13h /
141 Added *.bak to ignore file. rkastl 4928d 13h /
140 Removed tbSdData-Bhv-ea.vhdl. Non-automated tb, tested in complete
verification tb anyway.		 rkastl 4928d 13h /
139 Removed Testbench for unitSdWbSlave. Again: weak tb and it´s tested in
the complete verification environment anyway.		 rkastl 4928d 13h /
138 Removed testbench for unitSdCmd because it was a weak testbench and the
functionality is tested in the SdVerificationTestbench anyway.		 rkastl 4928d 13h /
137 Regression test suite:

Removed unneeded testbenches from the makefile. Only complete reusable
blocks are tested from now on.		 rkastl 4928d 13h /
136 SDHC:
- SdData refactored to use a single counter
- TestWbMaster added to TbdSd (not functional yet)		 rkastl 4928d 13h /
135 Multiple-Inclusion-Protection to SystemVerilog files added
Stops using relative paths in `includes. instead +incdir has to be used.		 rkastl 4928d 13h /
134 SdData: Further refactoring. rkastl 4928d 13h /
133 SdData: Further refactoring rkastl 4928d 13h /
132 SdData: Refactoring, not done.
Testbench works again, but does not really test anything.		 rkastl 4928d 13h /
131 SdClockMaster added to regression tests rkastl 4928d 13h /
130 SdClockMaster: Formal verification rkastl 4928d 13h /
129 SdClockMaster: Redesigned, not finished. Tb with PSL assertions. rkastl 4928d 13h /
128 Sim: Support for psl files added. rkastl 4928d 13h /
127 Thesis: Restructured SDHC chapter. rkastl 4928d 13h /
126 Read and Write works in simulation, needs verification.
Synthesis works the same like before.		 rkastl 4928d 13h /
125 Write works in simulation rkastl 4928d 13h /
124 Write: SdClk is disabled, if no data is available. rkastl 4928d 13h /
123 Write: Must be able to halt SdClk, rest is done. rkastl 4928d 13h /
122 SdController: Initial read support rkastl 4928d 17h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.