URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] - Rev 29

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
29	SDRAM top and core related run file list are added into svn	dinesha	4533d 11h	/
28	SDRAM top and SDRAM Core Golden files are added into SVN	dinesha	4533d 11h	/
27	Golden log file corresponds the SDRAM core level test case are added into svn	dinesha	4534d 09h	/
26	invalid log files are removed	dinesha	4534d 09h	/
25	tb.sv is renamed as tb_top	dinesha	4534d 09h	/
24	Clean Up	dinesha	4534d 09h	/
23	Pad sdram clock added and read path register w.r.t pad sdram clock	dinesha	4535d 14h	/
22	Pad sdram clock added	dinesha	4535d 14h	/
21	Clean up	dinesha	4535d 15h	/
20	8 Bit SDARM support is added	dinesha	4537d 09h	/
19	8 Bit SDRAM Support added	dinesha	4537d 09h	/
18	8 Bit SDRAM Support is added	dinesha	4537d 09h	/
17	micron 8 bit memory models are added into svn	dinesha	4537d 09h	/
16	8 Bit SDRAM Support is added	dinesha	4537d 09h	/
15	Port cleanup	dinesha	4540d 10h	/
14	Unnecessary device config are removed	dinesha	4540d 10h	/
13	column bit are made progrmmable	dinesha	4540d 10h	/
12	Column Bits are made programmable	dinesha	4540d 11h	/
11	SDRAM Specification document added into SVN	dinesha	4543d 11h	/
10	Waveform files are added into SVN	dinesha	4543d 11h	/
9	SDR Bus width parameter passing issue across the models are fixed	dinesha	4544d 11h	/
8	test bench files are added into SVN	dinesha	4544d 11h	/
7	SDRAM Memory Models are added into SVN	dinesha	4544d 11h	/
6	Golden Log files are added into SVN	dinesha	4544d 11h	/
5	Run files are updated into SVN	dinesha	4544d 11h	/
4	Sdram controller RTL bug fixes done for 16bit SDR Mode	dinesha	4545d 08h	/
3	SDRAM controller core files are checked in	dinesha	4551d 19h	/
2		dinesha	4554d 11h	/
1	The project and the structure was created	root	4558d 11h	/

Browse

Tools

Subversion Repositories sdr_ctrl

[/] - Rev 29

Filtering Options