OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] - Rev 58

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
58 Read Data is register on RD_FAST=0 case dinesha 4493d 13h /
57 Synthesis constraints are added dinesha 4494d 03h /
56 FPGA Synth optimisation dinesha 4494d 04h /
55 FPGA Synthesis timing optimisation dinesha 4494d 05h /
54 FPGA Timing Optimisation dinesha 4497d 02h /
53 Test bench upgradation dinesha 4498d 03h /
52 Documentation update for request control and transfer control block dinesha 4498d 03h /
51 FPGA relating timing optimisation done dinesha 4498d 03h /
50 Bug fix the request length is fixe dinesha 4500d 07h /
49 clean up dinesha 4501d 06h /
48 top-level cleanup dinesha 4501d 06h /
47 SDRAM bus converter bug fix and top-level signal clean up dinesha 4501d 06h /
46 test bench upgrade + rtl cleanup dinesha 4503d 07h /
45 RTL clean up and logic seperation done from sdram bus converter and request generator dinesha 4503d 11h /
44 SDRAM data path logic is modified to support 4 command line pipe line of different bank dinesha 4505d 09h /
43 Test bench automation to handle differ write/read burst sequence is supported now dinesha 4505d 11h /
42 Bug fix in read access is fixed dinesha 4505d 11h /
41 Updated Spec ver 0.1 is added back to svn dinesha 4505d 12h /
40 Application layer Fifo full conditional are register now to synth timing fixes dinesha 4506d 05h /
39 Test Bench upgradation with bigger data burst size dinesha 4506d 06h /
38 Port Name clean up dinesha 4507d 11h /
37 SDRAM dq and sdram pad clock are termindated inside the top rtl files dinesha 4507d 12h /
36 Clean up dinesha 4508d 03h /
35 Updated the New Documents - ver 0.1 dinesha 4508d 05h /
34 Removed the older version dinesha 4508d 05h /
33 clean up dinesha 4508d 05h /
32 Debug is enable through +define dinesha 4510d 04h /
31 Integrated SDRAM controller with wishbone interface is added into SVN dinesha 4510d 04h /
30 test bench file for integrated SDRAM controller with wish bone and Standalone SDRAM controller test bench are added into SVN dinesha 4510d 04h /
29 SDRAM top and core related run file list are added into svn dinesha 4510d 04h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.