OpenCores
URL https://opencores.org/ocsvn/spacewiresystemc/spacewiresystemc/trunk

Subversion Repositories spacewiresystemc

[/] - Rev 22

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
22 Adding files work to altera fpga DE0 NANO SOC. redbear 2606d 00h /
21 Vpi data rx. redbear 2627d 00h /
20 SystemC minor correction. redbear 2627d 00h /
19 RX and TX correct. redbear 2627d 00h /
18 FSM minor correction redbear 2633d 23h /
17 TX correction FCT reaceive and TX data transfer. redbear 2633d 23h /
16 Adding TX_WRITE to go down after detect first edge posedge tx_ready. redbear 2633d 23h /
15 Tx with FCT with partial correction. redbear 2662d 00h /
14 New version of Receiver. redbear 2662d 00h /
13 upating files. redbear 2689d 00h /
12 update files and SystemC. redbear 2711d 01h /
11 Adding shared object. redbear 2721d 01h /
10 Update tx verilog rx systemc test. redbear 2721d 01h /
9 Update shared object and Graphical interface. redbear 2721d 01h /
8 EOPDATA is functional. redbear 2721d 01h /
7 Updating testbench file using correcting signals VPI. redbear 2726d 03h /
6 Updating FCT and NCHAR counters on TX. redbear 2726d 03h /
5 Adding first verilog with new struct dir. redbear 2738d 02h /
4 Deleting all redbear 2738d 02h /
3 Adding a tutorial about the use of SpaceWire Test Suit. redbear 2903d 06h /
2 initial work with spacewire redbear 2911d 15h /
1 The project and the structure was created root 2912d 06h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.