OpenCores
URL https://opencores.org/ocsvn/spi_boot/spi_boot/trunk

Subversion Repositories spi_boot

[/] - Rev 60

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
60 enlarge set_sel_i input to fill all upper bits of the 32 bit address vector arniml 6189d 04h /
59 added bug report
"CMD55 assumed to be nonexistent for MMC"
arniml 6190d 07h /
58 fix type handling of resets arniml 6351d 09h /
57 disable outputs with reset arniml 6518d 04h /
56 source code kindly provided by Michael Libeskind arniml 6631d 15h /
55 document rev. 3.2 arniml 6697d 10h /
54 revision 3.2:
+ detailed description of generic parameters
+ formatting and typos fixed
arniml 6697d 10h /
53 fix last set number arniml 6697d 10h /
52 fix typo arniml 6697d 12h /
51 revision 3.1:
+ formatting corrected
arniml 7031d 16h /
50 document rev. 3.1 arniml 7031d 16h /
49 add doc directory to project structure arniml 7033d 06h /
48 add ram_loader and related testbench arniml 7033d 06h /
47 schematic revision C arniml 7033d 06h /
46 document rev. 3.0 arniml 7033d 06h /
45 revision 3.0:
+ added detached output
+ describe interfacing on data port
+ several improvements
arniml 7033d 06h /
44 add detached output arniml 7033d 06h /
43 add new testbench for ram_loader arniml 7037d 09h /
42 initial check-in arniml 7037d 09h /
41 rework for detached_i information arniml 7037d 10h /
40 add new port detached_o arniml 7040d 07h /
39 describe sets
-> prepared for release of version 2.0, rev. B
arniml 7065d 09h /
38 invert level of set_sel input arniml 7069d 07h /
37 make verbosity level switchable arniml 7069d 07h /
36 update set_sel input arniml 7069d 07h /
35 added set selection arniml 7070d 05h /
34 added integer->string conversion function arniml 7070d 05h /
33 document rev. 2.0 arniml 7070d 05h /
32 schematic revision B arniml 7070d 05h /
31 revision 2.0:
+ set selection
+ memory organization
arniml 7070d 05h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.