OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] - Rev 46

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
46 Update project status. creep 5621d 12h /
45 Removed the CVS $log tag. creep 5621d 13h /
44 Now it is compiling using ncvlog. creep 5621d 13h /
43 Removed the CVS $log tag. creep 5621d 13h /
42 testing the log tag creep 5621d 13h /
41 Spec revision 1.2 added. creep 5621d 13h /
40 Update project status. creep 5621d 13h /
39 SVN permission test. gabrieloshiro 5621d 14h /
38 root 5622d 12h /
37 Some minor fixes. Now we are trying to make it synthesizable. gabrieloshiro 5623d 09h /
36 All module names are written using uppercase letters now. gabrieloshiro 5623d 09h /
35 Several wires created to help code readibility. creep 5623d 09h /
34 Fixed state names. creep 5623d 11h /
33 Some portion of the absolute indexed mode is done, yet is fully nonfunctional. creep 5623d 11h /
32 Documentation is wrong. I`ve just kept the standard. Some ALU operations are not working 100%. Most of them don`t affect Processor Status Register yet. However the main body will be like this. :D gabrieloshiro 5623d 12h /
31 Added zero page indexed mode. creep 5623d 12h /
30 Added zero page mode. creep 5623d 13h /
29 Absolute addressing mode should be working. creep 5623d 14h /
28 More documentation. gabrieloshiro 5623d 14h /
27 Added the pipelining support for a few addressing modes. Still working on absolute addressing mode. creep 5623d 15h /
26 I`m still finishing the documentation. But the file should work by now. gabrieloshiro 5626d 08h /
25 Package file contains all important constants and local parameters. It assigns constant values for opcodes aliases, processor status register indexes, and addressing modes. It is going to help people to understand the code. T65 project has a lot of constants inside its codes. So it is hard to understand it. gabrieloshiro 5626d 10h /
24 Added some simple logic to a few states. Connection with the ALU is pending. creep 5626d 10h /
23 Updated file header standard. creep 5626d 11h /
22 Signal and module name convention. creep 5626d 11h /
21 *** empty log message *** creep 5626d 11h /
20 Added immediate, absolute and zero page addressing modes FSM branches. Five other modes still needed. Internal signal handling and temp registers still missing. creep 5626d 12h /
19 Parameters removed. creep 5626d 13h /
18 First version of the FSM.
Nothing works.		 creep 5626d 13h /
17 Added a few more SET/CLEAR instructions. creep 5626d 14h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.