OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] - Rev 103

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
103 Updated RTL syntax errors ghutchis 4879d 15h /
102 Added environment directory for "localcfg" sample app ghutchis 4879d 17h /
101 Added sample application for local config processor ghutchis 4879d 20h /
100 Changed do to dout in tv80n, checked in fix for flags bug ghutchis 4910d 19h /
99 Fixed setting of flags for LD A, I and LD A, R instructions

Added new testcase ivec_flags to cover new opcodes
ghutchis 4968d 16h /
98 Changed malloc for strings with constant length copy, add assertion checks for
null pointers in env memory, and fixed some formatting
ghutchis 5313d 09h /
97 Added data in mux, added 16450 UART to environment ghutchis 5317d 13h /
96 Added Z80 op decode to environment, enabled by -k switch ghutchis 5317d 18h /
95 Updated regression script to use SystemC simulation ghutchis 5319d 13h /
94 Ported over env_io.v from Verilog environment to tv_responder.
Basic tests from Verilog environment (hello, fib) now passing in
SystemC environment.
ghutchis 5321d 14h /
93 Added common header file for all systemc environment ghutchis 5322d 13h /
92 Added responder to top level, beginning of support for ihex load ghutchis 5326d 14h /
91 Preliminary support for SystemC/Verilator environment ghutchis 5326d 16h /
90 Fixed syntax errors in core preventing Verilator from compiling.
Added new capability to register generator to make registers which
latch on an external event. Removed spurious copyright notice.
ghutchis 5326d 16h /
89 RTL and environment fixes for nmi bug ghutchis 5346d 19h /
88 Fixed bug introduced by conversion of mcycle to one-hot FSM ghutchis 5348d 10h /
87 Added additional ifdef signals to remove unneede R (refresh) register ghutchis 5363d 18h /
86 Added old uploaded documents to new repository. root 5587d 00h /
85 Added old uploaded documents to new repository. root 5587d 05h /
84 New directory structure. root 5587d 05h /
83 Some fixes from Guy-- replace case with casex. hharte 5660d 12h /
82 Clean up spacing hharte 5670d 08h /
81 Initial version of TV80 Wishbone Wrapper hharte 5670d 08h /
80 Misc. code clean-up on mcode to make code smaller and (hopefully)
more readable.
ghutchis 6769d 20h /
79 Added JR self-checking test ghutchis 6769d 20h /
78 Hajime Ishitani pointed out missing invert on cs_n signal ghutchis 6812d 22h /
77 Added back files lost after server crash ghutchis 6844d 16h /
76 This commit was manufactured by cvs2svn to create tag 'rel_1_0'. 6923d 22h /
75 Modified environment I/O so multicycle wr_n signals are only seen as
a single write.
ghutchis 6923d 22h /
74 Changed default for T2Write to be 1, to match expected behavior for
most users.
ghutchis 6923d 23h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.