URL https://opencores.org/ocsvn/uart16550/uart16550/trunk

Subversion Repositories uart16550

[/] - Rev 77

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
77	This commit was manufactured by cvs2svn to create tag 'asyst_3'.		8160d 12h	/
76	This commit was manufactured by cvs2svn to create tag 'asyst_2'.		8160d 12h	/
75	Endian define added. Big Byte Endian is selected by default.	mohor	8160d 12h	/
74	tf_overrun signal was disabled since it was not used	gorban	8165d 13h	/
73	major bug in 32-bit mode that prevented register access fixed.	gorban	8172d 12h	/
72	UART PHY added. Files are fully operational, working on HW.	mohor	8185d 20h	/
71	Removed confusing comment	gorban	8197d 08h	/
70	tf_pop was too wide. Now it is only 1 clk cycle width.	mohor	8202d 17h	/
69	More than one character was stored in case of break. End of the break was not detected correctly.	mohor	8211d 08h	/
68	lsr[7] was not showing overrun errors.	mohor	8214d 15h	/
67	Missing declaration of rf_push_q fixed.	mohor	8221d 15h	/
66	rx push changed to be only one cycle wide.	mohor	8221d 15h	/
65	Warnings fixed (unused signals removed).	mohor	8222d 20h	/
64	Warnings cleared.	mohor	8222d 21h	/
63	Synplicity was having troubles with the comment.	mohor	8222d 21h	/
62	Bug that was entered in the last update fixed (rx state machine).	mohor	8223d 20h	/
61	overrun signal was moved to separate block because many sequential lsr reads were preventing data from being written to rx fifo. underrun signal was not used and was removed from the project.	mohor	8224d 14h	/
60	Things related to msr register changed. After THRE IRQ occurs, and one character is written to the transmit fifo, the detection of the THRE bit in the LSR is delayed for one character time.	mohor	8224d 18h	/
59	MSR register fixed.	mohor	8227d 15h	/
58	After reset modem status register MSR should be reset.	mohor	8227d 19h	/
57	timeout irq must be set regardless of the rda irq (rda irq does not reset the timeout counter).	mohor	8228d 18h	/
56	thre irq should be cleared only when being source of interrupt.	mohor	8228d 18h	/
55	some synthesis bugs fixed	gorban	8229d 06h	/
54	LSR status bit 0 was not cleared correctly in case of reseting the FCR (rx fifo).	mohor	8229d 20h	/
53	Scratch register define added.	mohor	8230d 20h	/
52	Scratch register added	gorban	8231d 09h	/
51	Igor fixed break condition bugs	gorban	8231d 09h	/
50	Bug in LSR[0] is fixed. All WISHBONE signals are now sampled, so another wait-state is introduced on all transfers.	gorban	8235d 14h	/
49	committed the debug interface file	gorban	8237d 07h	/
48	Updated specification documentation. Added full 32-bit data bus interface, now as default. Address is 5-bit wide in 32-bit data bus mode. Added wb_sel_i input to the core. It's used in the 32-bit mode. Added debug interface with two 32-bit read-only registers in 32-bit mode. Bits 5 and 6 of LSR are now only cleared on TX FIFO write. My small test bench is modified to work with 32-bit mode.	gorban	8238d 07h	/

Browse

Tools

Subversion Repositories uart16550

[/] - Rev 77

Filtering Options