OpenCores
URL https://opencores.org/ocsvn/usbhostslave/usbhostslave/trunk

Subversion Repositories usbhostslave

[/] - Rev 42

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
42 Added old uploaded documents to new repository. root 5569d 13h /
41 Added old uploaded documents to new repository. root 5569d 19h /
40 New directory structure. root 5569d 19h /
39 usbhostslave - Added option for NXP PHY. Added more support for Icarus simulation sfielding 5683d 01h /
38 usbHostSlave - Added missing files sfielding 5767d 04h /
37 usbHostSlave - Release 2.0. Seperate host and slave top level modules, in addition the original combined host/slave. Improved cross clock domain synchronisation. Fixed wishbone ack bug. Improved fifo reset synchronisation. Added registers to support USB-PHY, ie USB voltage detect, pull-up enable, and full/low speed selection. Removed Altera SOPC component, removed SystemC testbench, and Aldec simulation. Added Icarus Verilog simulation. Added usbDevice sub-project sfielding 5767d 05h /
36 Revision 1.3 - Fixed input metastability and delay hazard issue sfielding 5922d 17h /
35 *** empty log message *** sfielding 6445d 22h /
34 *** empty log message *** sfielding 6445d 23h /
33 *** empty log message *** sfielding 6446d 02h /
32 *** empty log message *** sfielding 6446d 03h /
31 *** empty log message *** sfielding 6446d 22h /
30 *** empty log message *** sfielding 6446d 23h /
29 *** empty log message *** sfielding 6447d 03h /
28 *** empty log message *** sfielding 6447d 03h /
27 *** empty log message *** sfielding 6447d 03h /
26 *** empty log message *** sfielding 6447d 07h /
25 *** empty log message *** sfielding 6447d 07h /
24 Added SystemC test bench, and SOPC component sfielding 6447d 07h /
23 removed index.htm sfielding 6447d 22h /
22 Release 1.2 sfielding 6448d 01h /
21 This commit was manufactured by cvs2svn to create tag 'rel_01_01'. 6679d 00h /
20 Fixed RX clock recovery bug, and RX time out bug sfielding 6679d 00h /
19 This commit was manufactured by cvs2svn to create tag 'rel_01_00'. 6783d 14h /
18 Added dual clock, fixed slave bug, added reset register sfielding 6783d 14h /
17 added version info sfielding 6922d 16h /
16 Added bus access to SOF timer sfielding 6922d 17h /
15 This commit was manufactured by cvs2svn to create tag 'rel_00_07_alpha'. 7032d 01h /
14 Added LS keep alive, fixed clock recovery bug sfielding 7032d 01h /
13 This commit was manufactured by cvs2svn to create tag 'rel_00_06_alpha'. 7062d 16h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.