OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] - Rev 37

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
37 corrected polynom with length 20 unneback 4882d 15h /
36 added generic andor_mux unneback 4883d 23h /
35 added vl_mux2_andor and vl_mux3_andor localparam unneback 4884d 11h /
34 added vl_mux2_andor and vl_mux3_andor unneback 4884d 11h /
33 updated wb3wb3_bridge unneback 4897d 13h /
32 added vl_pll for ALTERA (cycloneIII) unneback 4904d 23h /
31 sync FIFO updated unneback 4924d 18h /
30 updated counter for level1 and level2 function unneback 4924d 18h /
29 updated counter for level1 and level2 function unneback 4924d 18h /
28 added sync simplex FIFO unneback 4925d 20h /
27 added sync simplex FIFO unneback 4925d 20h /
26 typo in sync FIFO, added cnt_lfsr_ce_q cnt_lfsr_ce_clear_q unneback 4925d 21h /
25 added sync FIFO unneback 4926d 11h /
24 added vl_dff_ce_set unneback 4927d 18h /
23 fixed port map error in async fifo 1r1w unneback 4928d 09h /
22 added binary counters unneback 4928d 14h /
21 reg -> wire in and or mux in logic unneback 4929d 10h /
20 naming convention vl_ unneback 4930d 21h /
19 naming convention vl_ unneback 4930d 21h /
18 naming convention vl_ unneback 4930d 21h /
17 unneback 4994d 11h /
16 converting utility for ROM unneback 4994d 22h /
15 added delay line unneback 5000d 18h /
14 reg -> wire for various signals unneback 5001d 00h /
13 cosmetic update unneback 5001d 01h /
12 added wishbone comliant modules unneback 5001d 21h /
11 async fifo simplex unneback 5002d 12h /
10 added dff_ce_clear unneback 5004d 11h /
9 added dff_ce_clear unneback 5004d 11h /
8 added dff_ce_clear unneback 5004d 11h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.