OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] - Rev 107

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
107 corrected signal type for ba unneback 4861d 08h /
106 added texinfo User guide and updated fsm unneback 4878d 19h /
105 versatile_mem modules naming unneback 4886d 02h /
104 versatile_mem modules naming unneback 4886d 02h /
103 added new block diagram pictures and texi source unneback 4914d 20h /
102 cleaning up unneback 4917d 02h /
101 cleaning up unneback 4917d 02h /
100 unneback 4917d 02h /
99 updated stimuli with automatic check unneback 4917d 02h /
98 updates unneback 5020d 07h /
97 updated tb and sdram16 unneback 5020d 20h /
96 doc update unneback 5051d 08h /
95 new files unneback 5055d 21h /
94 new TB unneback 5064d 04h /
93 unneback 5075d 02h /
92 unneback 5075d 02h /
91 unneback 5075d 02h /
90 unneback 5075d 02h /
89 unneback 5075d 02h /
88 unneback 5075d 02h /
87 unneback 5075d 02h /
86 mikaeljf 5127d 09h /
85 Added a versatile_mem_ctrl specific version of the flag generation module in the versatile fifo. mikaeljf 5128d 09h /
84 mikaeljf 5132d 08h /
83 mikaeljf 5133d 03h /
82 mikaeljf 5133d 08h /
81 mikaeljf 5134d 04h /
80 mikaeljf 5134d 05h /
79 Added defines that fix bugs with slow wishbone clocks doing burst writes julius 5171d 19h /
78 Burst writing working again, although its mostly hardcoded to burst 4. Also added a fix for when the RAM and bus clocks are about the same speed, to avoid buffer overrun julius 5174d 02h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.