OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] - Rev 102

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
102 Comment on latest RTL change for Progrm counter underflow/overflow error detect. rehayes 4244d 20h /
101 Test to verify the PC overflow/underflow detection works. rehayes 4244d 20h /
100 Enabled PC underflow test. rehayes 4244d 20h /
99 Memory image for testing PC underflow/overflow. rehayes 4244d 20h /
98 Fixed PC underflow detect error when loading PC at thread startup. rehayes 4244d 20h /
97 Fix lint problems, change lowest interrupt vector from 0 to 1.\nDetect program counter underflow/overflow as a software error. rehayes 4264d 08h /
96 Fix lint problems, change lowest interrupt vector from 0 to 1. rehayes 4264d 08h /
95 Covers all 127 interrupts with one service routine. rehayes 4655d 11h /
94 Update irq test to check all interrupts, add sync reset test. All this to improve code coverage. rehayes 4655d 11h /
93 Initial revision, memory image for skipjack test. rehayes 4655d 11h /
92 Add sync reset to bypass register. rehayes 4655d 11h /
91 Update to use one ISR to handle all 127 interrupts. rehayes 4655d 12h /
90 Cosmetic omment changes. rehayes 4655d 12h /
89 Code cleanup. rehayes 4669d 10h /
88 Updated with complete code rehayes 4742d 19h /
87 First pass JTAG TAP, state machine working but needs work to complete reset of TAP. rehayes 4869d 10h /
86 Add JTAG test tasks rehayes 4869d 10h /
85 Corrections to instruction set details example code, added test bench debugger. rehayes 5143d 19h /
84 Added notes on SKIPJACK encrypt/decrypt applications, testbench debugger and user guide corrections. rehayes 5143d 19h /
83 Add subroutine quailifier. rehayes 5143d 19h /
82 Added debug module to assist in software debugging. rehayes 5144d 13h /
81 Initial checkin of the SKIPJACK encrypt/decrypt application program rehayes 5144d 14h /
80 Added IRQ bypass registers and Test bench appendix rehayes 5206d 15h /
79 Added IRQ bypass registers and Test bench appendix rehayes 5206d 15h /
78 Added IRQ bypass registers and Test bench appendix rehayes 5206d 15h /
77 Documentation update rehayes 5206d 15h /
76 Updated xgate_risc.v for xlink synthesis warnings. rehayes 5229d 16h /
75 Fixed xlink synthesis warnings noted by Nachiket Jugade, missing else statment for chid_sm_ns line 393, mising default on shifter lines 2382 rehayes 5229d 16h /
74 Code cleanup, eliminated index 0 of input and output interrupts. rehayes 5234d 17h /
73 Code cleanup, eliminated index 0 of input and output interrupts. rehayes 5234d 17h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.